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With the advances in the silicon integration technologies, self-powered microsystems, such 
as wireless sensors, are widening their application areas in military reconnaissance, 
biomedical implants and smart grids, where they can greatly enhance human capabilities in 
gaining important information. One of the greatest technological challenges in such 
volume-constrained systems is the limited on-board energy, which translates into the 
operational lifetime. Another challenge comes from the limited power capability from the 
on-board source, which will also constrain the functionality of the microsystems. However, 
as it is difficult for a single source to be both energy-dense and power-dense, using two 
complementary energy sources together can achieve a higher level of integration than 
single-source-based solutions. The power conditioner for such dual sources should not only 
be power-efficient, but also have the control intelligence that can adaptively select a 
suitable source for time-varying loads, to be able to fully benefit from using mixed energy 
sources. 
Therefore, in this research, a mixed-source charger-supply CMOS (complementary 
metal-oxide-semiconductor) IC (integrated circuit) is investigated and developed to validate 
the benefit of using mixed sources and the load-dependent, source-selecting control in 
supplying loads with high peak-to-average ratios. This converter selectively draws low 
powers from an energy-dense source to supply light loads, while engaging a power-dense 




dense source with the remnant energy from the energy-dense source. As the converter 
adaptively selects a suitable source for its load levels, the system can avoid over-sizing 
either the energy source or the power source for its conflicting demands in the operational 
lifetime and the peak power, and therefore can reduce the volume of energy sources. 
 Two mixed-source charger-supply CMOS ICs were designed, developed, and 
validated using 0.5-µm and 0.18-µm BiCMOS processes, respectively. The first prototype 
proved the functionality of the load-dependent, source-selecting control, but the maximum 
efficiency was low at 32%, due to excessive power losses in highly-switching operations. 
The second prototype improved the maximum efficiency to 81% by operating in 
discontinuous conduction mode and eliminating the current-sensing control. This prototype 
had two functional modes: the ESR-derived nested-hysteretic mode and the low-ESR 
(equivalent series resistance) PWM (pulse width modulation) mode. The former shows a 
faster response and a more compact circuit by utilizing an ESR-dominant hysteretic control, 
but it requires a high ESR for the stability. The latter is based on the PWM control, 
showing a slightly better efficiency than the former, without any constraints on the ESR. 
Both designs from the second prototype showed more than 68%’s volume reductions in the 











Rapid advances in IC and MEMS (micro-electro-mechanical system) technologies enabled 
handheld consumer products such as smart phones and tablets, integrating more 
functionalities within a smaller device’ volume than ever imagined. Partly inspired by these 
successes or partly by insightful pioneers, there have been numerous predictions about 
more convenient futures that human societies can evolve into, benefiting from using 
wireless sensors in various fields, which enhance man’s ability to gain more useful 
information in a lot easier and smarter ways [1]-[4]. Especially, sensing and actuating 
functionalities, which have originally been done in off-chip sensors and actuators, are now 
migrating onto silicon die, reducing the size of systems tremendously to a chip’s level, 
eventually leading into the developments of wireless sensor units, called “motes” [1]. 
A mote refers to an autonomous, compact sensor unit having the capability of processing 
information and communicating in wireless channels [1]. The major advantage of motes is 
that they can form networks and co-operate each other to collect and process lots of data 
quickly, and even make a decision about how to respond to the given information quickly. 
Therefore, wireless sensor networks have been extensive research foci in vast areas 
including communications (in selecting robust and efficient communication channels and 
protocols,) electronics (in pursuing higher energy efficiency and higher level of 




fault-tolerant network control system in consideration of lower reliability issues in wireless 
sensor networks.) These small electronic sensors can be extremely useful in the sense that 
they can be placed to gain important information where human access is very dangerous, 
expensive, or even impossible, as in military reconnaissance [2], environment monitoring 
[3], and utility distribution applications [4]. The positions of sensor nodes do not have to be 
determined before the deployment, because their network protocol and algorithms can have 
self-organizing capabilities [5]. Each sensor node can be either a data originator or a data 
router, and the sensed raw data can be pre-processed locally by each sensor utilizing its 
computing power, before forwarding the pre-processed data to the data sink or the user [5]. 
In other words, sensors in the network work in a cooperative way to distribute the sensing 
and processing power to individual sensors to achieve wider coverage and reach a higher 
level in information’s quality effectively.  
The requirements on these wireless sensor networks can be more demanding than those 
on the existing ad hoc networks. First of all, the number of engaging nodes can be a lot 
more, anywhere from 10 to 100, 1000 and even to a million, making the network routing 
even harder and complicated [5]. The local density of the sensors can also be a lot higher, 
because the nodes are tiny and the deployments are not tightly controlled in general. This 
type of network is prone to any types of failures in small and numerous individual nodes, 
requiring the ability to quickly identify and exclude bad nodes from the network, and 
continue its task by reconfiguring its topology with no serious degradation in its output. 
Communication paradigm is in many cases broadcasting-based rather than point-to-point 




frequently in time. And most of all, the total production cost of individual sensors and the 
network deployment should be lower than that of the traditional sensors. For example, the 
price of a piconode should be lower than US1$ to be profitable, in order to replace existing 
state-of-the-art Bluetooth radio system in [5]. 
1.1.1. Military  
Wireless sensor networks can have huge merits in military applications in the sense that 
these moats can replace human labors in dangerous battlefields or other-than-war situations 
[1]-[2]. Fig. 1.1 shows an example of the deployment of a wireless sensor network 
detecting enemy vehicles in battlefields. Individual sensor nodes detect the location and 
movement of enemy vehicles in real time and broadcast the information to the sink node, 
which collects the information and eventually forward it to the command center. This 
technology can therefore reduce lots of risks and costs in information collection, enemy 
tracking, battle field surveillance and target classification [2].  
One of the most important requirements on military sensors is that communications 
should be resistant to jamming, direction finding and electronic turbulence, while providing 
end-to-end security [2]. In addition, requirements on deploying wireless sensor networks 
can vary from battle field scenarios where manual placements of individual sensors are 
practically hard and dangerous, to other-than-war (OTW) scenarios where peacekeeping or 
disaster relief are the main objectives and therefore sensor deployment can be better 
controlled. In either case, having wireless sensor networks can provide a cost-effective 
method of gathering information, which reduces uncertainty over where the opponents will 





Figure 1.1. An example of the deployment of a wireless military sensor network detecting 
enemy vehicles in battlefields. 
 
Different sensor types can be used to perform various roles better in each scenario. 
Battle-field sensors can measure electromagnetic waves, light and sound from gunfire and 
explosions, and also sense presence of toxic chemical and biological vapors. Detecting the 
presence of people or objects is of great interest in enemy-tracking, battlefield surveillance 
or target classification [2]. For example, a research team in University of Virginia presented 
an energy-efficient surveillance system using wireless sensor nodes, replacing dangerous 
mines with much safer thousands of motes to detect the enemy units [6]. Another 
demonstration showed that wireless sensor networks helped pursuers locate their enemies 
by multi-vehicle tracking methods, informing about the relative locations and movements 
of targeted vehicles so that pursuers can locate them a lot easier [7]. “A line in the sand” 




vehicles and armed soldiers, from 90 nodes deployed to detect metallic objects. All of these 
results are meaningful because this critical information can reduce uncertainties about the 
opponents’ position and deployment of their weapons so that it can help reduce the 
unintended casualties during the war with the least human power and the cost.   
The challenges of military wireless sensor networks mainly come from the fact that the 
information should be correct and secure, even though the available power should be a lot 
lower on each sensor node. For data integrity, reliable correlation of information from 
adjacent sensor nodes is important to maximize cooperative effects from using multiple 
sensors. And the networks should be able to classify objects or events in addition to just 
detecting them, requiring data-processing in individual sensors. Gateways then will provide 
a higher level of data fusion, additional data processing, or reach-back capability to the 
command center [2]. Therefore, the power and energy assigned to these gateways should be 
greater than those to individual nodes, because their functionality is more important and 
critical from the network management’s view point.  
In addition, the improved integration of different types of sensors are required 
considering the various types of sensors needed in battle fields: for example, (1) presence / 
intrusion tasks using infrared, photoelectric, laser, acoustic, and vibration sensors, (2) 
chemical, biological, radiological, nuclear and explosive and toxic industrial material 
detectors, (3) ranging tasks using Radar or ultrasonic sensors, (4) imaging sensors, and (5) 
noise detection using acoustic sensors [2]. From a communications’ perspective, a common, 




but again the end-to-end security should be never overlooked. And above all, to ensure that 
all their operations not be interrupted by power failure for a reasonable operational time is 
the most important, requiring reliable and compact power supplies.  
1.1.2. Utility Distribution 
The main role of power distribution networks is to provide uninterrupted power service 
without degradation in power quality, to customers whose demands may dynamically 
change in time [4]. The power grids today are showing gradual transitions into smart grids, 
which enable localized sensing of individual power demands and controlling power flow 
from that, eventually reaching a more efficient power-utilization level and reducing lots of 
costs and human labors as well. Wireless sensor networks deployed in smart grid 
applications can help assess the real-time electricity needs from users and therefore make 
the electricity distribution more efficient and fast (Fig. 1.2.)  
Other than smart grids, wireless sensor networks can be also utilized in asset-monitoring 
applications, for example, (1) to physically monitor the status of power distribution 
networks to prevent cable and lattice thefts, or (2) to check conductor’s temperature and 
placement to avoid potential hazards, or (3) to sense partial discharges and leakage currents 
to prevent breakdown of cable insulation [4]. In all cases, the task of monitoring and 
controlling power distribution networks becomes challenging, because of the huge number 
of assets distributed in wide geographic areas [4]. In addition, monitoring and managing 
power distribution need to be done in real time, to diagnose problems early and reduce 





Figure 1.2. An example of the deployment of a wireless sensor network in smart meter 
applications. 
 
Developing reliable sensor nodes that need low maintenance and operational cost with 
harsh environment conditions (i.e., high humidity levels, highly corrosive environments, 
dirt and dust, etc.) is one of the major challenges in this application area [4]. Network 
integration with a low cost, highly secure wireless communication method presents another 
big hurdle for this network to be profitable. The architectures and protocols should be also 
flexible and scalable in a modular and hierarchical way, to ensure the system’s robustness 
and reliability. The latency and network throughput should be fast enough to ensure real-
time requirements so that time-sensitive sensor data are processed and proper actions are 
activated in a timely manner. Considering the large number of sensor nodes, the system 
should be fault-tolerant so that local failures in sensor networks do not lead into failures 
and malfunctions in wider area. 




Wireless sensor networks can be utilized to monitor indoor environments and condition 
them more efficiently, or to prevent indoor emergency situations ahead in time. As one 
example, researchers at CITRIS (Center for Information Technology Research in the 
Interest of Society) installed 50 Smartdust motes in U.C. Berkeley to monitor light, 
temperature, status of frames, air streams and indoor air pollution, to ensure optimal control 
of the indoor environment, preventing unnecessary heating or cooling of buildings [9]. In 
another indoor application, motes deployed inside the walls periodically monitor the 
robustness of building structures in earthquake-prone areas [10]. Outdoor-environment-
monitoring applications cover a wider scope, from ecology and environmental protection to 
disaster warnings (Fig. 1.3.) One representative example is the wireless sensor network 
deployed on Great Duck Island for habitat monitoring of a bird (storm petrel), consisting of 
32 sensor nodes to sense temperature, pressure and humidity [11]. This application utilized 
a heterogeneous multi-level network to process data aggregated by sensor nodes and passed 
to a gateway.  
 






Underwater wireless sensor networks show another good example of outdoor 
environment monitoring. Underwater sensors can collect oceanographic data and assess 
water quality for preventing sea water pollution, and also can monitor seismic waves to 
avoid natural disasters [3]. Traditionally these sensors were deployed underwater to record 
data on board and collected afterwards to retrieve data. However, this off-line, open-loop 
method had lots of overheads with retrieving them, also making it harder to diagnose and 
replace failed sensor nodes quickly. To avoid these difficulties, underwater wireless sensor 
networks with reconfigurable and fault tolerant sensing nodes have been introduced, 
benefitting from similar merits that the terrestrial WSNs (Wireless sensor networks) have 
[3]. They suffer from different issues than the terrestrial ones, because they have to 
interface with the worse medium: water. For example, their architecture suffers from 
network problems including large propagation delays, limited link capacity (bandwidth), 
and greater number of packet losses, to mobility problems because of floating sensor nodes. 
However, most importantly, limited battery lifetime is one of the greatest concerns, because 
all these above-mentioned problems aggravate energy consumptions of sensor nodes, which 
mostly depend on the initial on-board energy they had at the time of deployment [3]. In 
other words, among all the challenges, the technique that extends the operational lifetime of 
micro sensors given a limited small volume is one of the most demanding hurdles to 
overcome. And before going into deeper discussions, the usage of the term “lifetime” and 






Lifetime of a wireless sensor network is one of the important metrics that define the ability 
and sustainability of the network, and also justify the cost of deployment [12]. There are 
various definitions about the lifetime of a sensor network in the literature. For example, the 
most common definition is based on the number of alive nodes in the network, but 
sometimes the number of nodes only does not tell whether the network is still functional or 
not. Other definitions specify the time during when the region of interest is covered by 
sensor nodes (sensor coverage), or the minimum time until the size of the largest connected 
network decrease below a certain threshold (connectivity) [12]. Regardless of how it’s 
defined, however, the lifetime of a network heavily depends on the lifetime of a single 
sensor node that constitutes the network.  
The lifetime of a single node also needs to be carefully defined, because this term often 
refers to two different notions, for example, in a battery’s case. A lifetime of a battery can 
either mean (1) how long a mobile device can work on a single charge of a rechargeable 
battery, or (2) the duration of a rechargeable battery, generally specified by the number of 
charge/recharge cycles until its performance degrades significantly and cannot supply a 
useful output [13]. The former is closely related to the energy-density characteristic and 
also the efficiency of power generation, while the latter is related to the sustainability of a 
rechargeable battery. And these two characteristics do not usually correlate each other, as 








In this dissertation, this term will be more generally applied to energy sources including 
fuel cells, batteries, and capacitors, etc. The term “operational lifetime” will refer to the 
operational time of a sensor device powered by a finite energy source on a single charge, 
until it cannot sustain the output level that the device needs. The term “cycle life” will refer 
to the energy source’s durability with multiple charge/discharge cycles, which is only 
applicable to rechargeable energy or power sources. 
1.3 Challenges: Limited Power and Limited Energy 
 
Wireless micro sensors usually require different power levels in performing various tasks as 
sensing, processing, transmitting and receiving. Fig. 1.5 illustrates the different components 
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the real-world information to electrical analog signals, and an analog-to-digital converter 
(ADC) converts them to digital signals. Then the micro processor pre-processes the raw 
digital data and either forward it to transmitter circuits or store in the memory. And all 
these powers are coming from the power/energy source, through the power-conditioning 
systems.  
 
Figure 1.5. Components of a wireless micro sensor node. 
 
One important point to notice is that the system’s volume limits the power level it can 
supply, because the power output from power sources generally scales with their area or 
volume. For example, high-frequency RF (radio frequency) transmissions requiring over 50 
mW’s power cannot be supported by direct methanol fuel cells (DMFC), which is the most 
promising micro-scale fuel cell technology but can only generate about 12.5 mW’s power 
per a square centimeter [16]. Similarly, the same fuel cell cannot be utilized in the Smart 
Dust project conducted by U.C. Berkeley, where a StrongARM microprocessor consumes 




nodes’ volume shrinks down to a few cubic millimeters, the power constraints on sensor 
functionalities will severely limit the allowed distance between RF-communicating sensors 
and the sensor network’s coverage.    
The operational lifetime is also limited by the volume of a sensor node. And replacing 
the energy source is not an economically feasible or even possible option in hostile or hard-
to-reach environments. In most energy sources, a bigger volume means a higher energy and 
therefore a longer operational lifetime. Energy harvesting techniques will be the only 
exception from this, under the assumptions that the excitation source is steady and always 
there, which are not guaranteed every time in most applications [17].  
Most micro sensors have an expected operational lifetime, which may vary from a few 
days to even several years, and this mainly determines the choice of energy sources. In 
Smart Dust project, to sustain a lifetime of only one day, the power consumption of an 
always-on sensor mote should be less than 10 µW, even when supplied from the best 
available battery technology fitting into the specified volume [16]. This example shows that 
all circuits, architectures, and network protocols on such energy-constrained nodes should 
be consuming the least energy possible to perform their required tasks.  
1.4 Power and Energy Characteristics of Sources 
 
Energy sources are characterized by the amount of energy and power available given a 
specific load [18]-[19]. The energy capability of an energy source at a specific power can 
be represented as a whole, unique curve in the power-energy plane, varying from source to 




Ragone plots [18], usually presented in a log-log scale, provide the limit in the available 
power and energy of an energy source given a unit volume. The dotted line, which is the 
ratio of the energy and power densities, thus indicates a constant time, which is increasing 
in the direction of the arrow. Since originated in a paper by D. V. Ragone [18] in 1968, 
Ragone plots have been empirically drawn for various energy storage devices. As they offer 
easy comparison of different energy sources of different technologies, they have been 
frequently used in selection of energy sources for many applications, especially in hybrid 
electric vehicles. The importance of the Ragone plot lies in its intuitive visualization of the 
operational lifetime of an energy storage device, from an energy viewpoint.  
 
Figure 1.6. Ragone plot. 
 
Although Ragone plots were usually drawn empirically, they can also be plotted 
analytically with some mathematical definitions [19]. First, a simple test system consisting 
of an energy source and a load is set up, and a constant power is assumed to be drained by 
the load (Fig. 1.7). Then, an analytic equation about the electrical dynamics of the system 




lifetime can be found, and the available energy from the energy source to the load is just the 
product of this lifetime and the constant load power. Finally, the relationship between the 
available energy and load power are plotted in log-log plane, and that’s the Ragone plot of 
this energy source.  
If the power losses are ignored, Ragone plot looks like a horizontal line, because all the 
energy from energy sources will be available regardless of the load power. In reality, 
however, because of the inevitable losses, the curve has usually a hooked shape (Fig. 1.6). 
The general shape of the curve depends on whether the energy source gives potential 
energy or inductive energy to the system [19]. When an energy device supplies potential 
energy (e.g., battery, capacitor), it can be modeled as an ideal voltage source and a series 
resistance (Fig. 1.7a). The available energy then becomes vanishingly small in high load 
power, because the power loss in series resistance increases significantly with high load 
current (Fig. 1.8a). On the other hand, an energy source supplying inductive energy (e.g., 
inductor) is modeled as an ideal current source and a parallel resistance (Fig. 1.7b). In this 
case the available energy decreases significantly with lower load current, since the current 






Figure 1.7. Modeling of an energy storage device for Ragone plot for (a) potential energy 
device and (b) inductive energy device. 
 






Figure 1.8. Ragone plots of energy storage devices: (a) ideal battery, and (b) inductor. 
  
As seen from Ragone plots from the various energy sources (Fig. 1.6 and 1.8), the 
energy and power characteristics do not correlate in general. For example, the fuel cells 
have higher energy densities (1000Wh/kg) than Li Ion batteries (200Wh/kg), meaning that 
they can last a longer operational lifetime [20]-[27]. However, the power density of fuel 
cells are a lot lower (10W/kg) than that of Li Ion batteries (200W/kg), making them 
unsuitable for supplying higher power levels. Therefore, this means that in applications 
where both the peak power and operational lifetime are important, two energy sources with 
complementary characteristics can be used together to satisfy both power and energy 
requirements, minimizing the sources’ volume [28].  
1.5 Energy-Dense Sources 
 
1.5.1. Energy Harvesting Sources  
All kinds of energy harvesting sources including light, thermal gradient, electromagnetic 
waves, and vibrations, etc., can be considered to have a virtually infinite energy density, 
assuming the presence of the energy source. The photovoltaic energy under the outdoor 
sunlight can generate the highest power density (0.15 – 15 mW/cm3) among the known 
energy harvesting sources [29]-[30]. As the photovoltaic power is largely influenced by the 
solar insolation and temperature, a maximum power point tracking control should be 
usually accompanied for maximum efficiency. The thermoelectric generators can harvest 
about 15 µW/cm3 from 10 °C’s gradient, converting heat flows directly into an electrical 




source of kinetic energy, from which piezoelectric materials (~200 µW/cm3) [33]-[34] or 
electrostatic capacitors (50 - 100 µW/cm3) [35]-[36] can harvest. The major weakness of 
these ambient energy sources though is that their power levels are usually susceptible to 
any kind of disturbances in energy-generation mechanisms, requiring a secondary energy 
source or energy storage for stable power generation. 
1.5.2. Direct Methanol Fuel Cell  
Fuel cells (FC) are electrochemical devices that convert the chemical energy of a reaction 
directly into electrical energy [37]. The fuel cell technology has been widely recognized as 
a key energy source in a variety of application areas including power stations, 
transportations, and small-scale electronic systems, because of its high efficiency and 
environmentally-clean byproducts [38]-[40]. In a typical fuel cell, highly-reactive gaseous 
fuels are fed continuously to the anode, generating electrons to drive electronic loads, while 
an oxidant (i.e., oxygen) is fed to the cathode, where the electrochemical reduction takes 
place to produce an electric current. These conventional fuel cells, however, cannot be used 
for small-scale applications, because they usually require reformer systems and heaters to 
expedite chemical reactions [39].   
The direct methanol fuel cell (DMFC) is considered to be the ideal fuel cell system 
because it operates on a liquid fuel, which can be easily stored and distributed [20]-[25]. In 
addition, the DMFC is inherently simpler and more attractive as portable power sources 
than the conventional indirect fuel cell, which relies on expensive and bulky reformer 




DMFC has been impeded by its poor performance compared to the H2-based PEMFCs 
(proton exchange membrane fuel cells), mainly due to the slow dynamics of the anode, 
where efficient electro-oxidation catalysts, i.e., Pt-Ru catalysts, are needed.  
Fig. 1.9 shows the operating principle of the DMFC employing a solid polymer 
electrolyte membrane. Methanol and water electrochemically react at the anode to produce 
carbon dioxide, protons, and electrons (Eq. 1-1). The protons produced at the anode migrate 
through the proton exchange membrane to the cathode where they react with oxygen to 
produce water (Eq. 1-2). The electrons produced at the anode travel through the external 
circuit where they can be made to run an electronic load.  
−+ ++→+ 6e6HCOOHOHCH 223           (anode reaction)         (1-1) 
          O3H6e6H3/2O 22 →++
−+             (cathode reaction)        (1-2) 
O3HCOOH3/2OOHCH 22223 +→++ CH3OH     (full reaction)        (1-3) 
 




Fig. 1.10 shows a polarization curve of a typical fuel cell, showing that the fuel cell 
voltage gradually decreases as the current increases, due to various loss mechanisms. The 
voltage drop in the activation polarization, which includes open-circuit and low-current 
conditions, results from overcoming electronic potential barriers due to parasitic 
electrochemical processes and methanol crossover effects [39]. When the fuel cell current 
becomes higher enough to overcome internal potential barriers, it enters the Ohmic 
polarization region, where the voltage decreases linearly with the increasing current due to 
the internal resistance. Finally, when the fuel cell current increases further so that the mass 
transport effects such as a lack of reactant gases or a blocking of gas access happen, this 
results in additional voltage drops in the concentration polarization region. This current-
voltage characteristic gives a maximum fuel cell’s output power that can be generated from 
a specific fuel cell (Fig. 1.10). Therefore, the power-conditioning system can draw a 
maximum power from a fuel cell by properly regulating its output current or voltage to its 
optimal value.  
 





The major challenge in the DMFC is the performance degradation due to the methanol 
crossover effect, a phenomenon by which the methanol diffuses through the membrane 
without reacting, severely impacting the fuel utilization and lowering power and energy 
density of the fuel cell [20]. The research towards reducing the methanol crossover focuses 
mainly on improving the membranes. The other important challenge is the sluggish anode 
dynamics, which require expensive catalysts (i.e., Pt-Ru catalyst) and high operational 
temperatures (i.e., 80°C). However, recent progresses in direct-methanol fuel cell 
researches show that they can achieve power densities ranging from 12.5 to 50 mW/cm2 
[20]-[25], making this technology more viable for portable applications. 
1.5.3. Zinc/Air Cells 
Zinc/air cells generate electrochemical energy from ambient oxygen [26]. Oxygen gas 
diffuses through the opening into the cell and works as the cathode reactant. The air goes 
thorough the cathode and reach at the interior cathode active surface, which is in contact 
with the electrolyte. Then the air starts to work as the air cathode, and promotes the 
reduction of oxygen in an aqueous alkaline electrolyte [26]. Since the air electrode is not 
consumed in the process (working as a catalyst) and the other active component zinc fills 
the entire cell’s volume, zinc/air batteries generally have a higher energy density than those 
technologies where both active components should share the cell’s volume [26].  
In many applications, the zinc/air technology has the highest energy density of all 
primary battery technologies. In addition, it shows almost flat discharge voltages 




this technology is that its capacity is independent of load and temperature within its 
operating range. However, the fact that it depends on ambient air flowing through a small 
hole leads to some disadvantages. For example, once opened, it gradually dries out and this 
limits its shelf life. Designing the air hole to the minimum size might help this problem, but 
this creates another problem called “Flooding”, where the produced gases (H2O) blocks 
part of this air passage and prevents air from coming into the cell, eventually limiting its 
power output [26]. Fig. 1.11 shows how the service life and limiting current of a zinc/air 
cell are affected by maximum gas-transfer rates through the air hole. When the hole allows 
a lower gas-transfer rate, the service life would be longer, but the maximum current would 
be limited. If the hole is designed to allow a higher gas-transfer rate, it will increase a 
maximum power, while the service life would be shorter. In short, there is a tradeoff 
between the power and energy capability in designing this cell.   
 
Figure 1.11. The effect of maximum gas-transfer rate in limiting current and service life of 





The chemical reaction within the zinc/air cell is similar to that in primary alkaline 
systems, such as the zinc/manganese dioxide, zinc/mercuric oxide, and zinc/silver oxide 
batteries, where the overall discharge reaction can be described as the following expression 
[26]:  
ZnOMZnMO +→+                                                      (1-4) 
The metal oxide (MO) is reduced to the metal or a lower oxide form during the discharge, 
and zinc is oxidized to ZnO in the alkaline electrolyte. In zinc/air cells, the air cathode, 
which acts as a reaction site, has almost infinite life because it is not consumed. The 
reactions of the air cathode and anode are given as the following expressions:  
−− →++ 2OH2eOH1/2O 22  (cathode reaction)                         (1-5) 
−+ +→ 2eZnZn 2  (anode reaction)                              (1-6) 
2
2 Zn(OH)2OHZn →+ −+                                                   (1-7) 
OHZnOZn(OH) 22 +→                                               (1-8)  
ZnO1/2OZn 2 →+  (overall reaction)                             (1-9) 
Zinc/air button and coin cells come in various sizes with various power and energy 
characteristics. Table 1-1 shows the volume, weight, rated capacity and standard / 
maximum output current level of the various kinds of zinc/air cells. Their capacity ranges 
from 70 to 600 mAh, and their limiting currents vary from 2 to 22 mA with their respective 




The smaller sizes are generally used in hearing aid devices, while the bigger ones find their 
applications in pagers or telemetry devices [26].  
Type 










10 5.7 / 2.5 0.3 70 0.4 / 2 1-2 
312 7.7 / 2.9 0.6 134 0.8 / 7 1-2 
13 7.7 / 5.2 0.9 260 0.8 / 12 1-2 
675 11.4 / 5.2 1.8 600 2 / 22 2-3 
Source: Duracell, a Gillette Company 
Table 1-1. Characteristics of zinc / air button and coin cells. 
 
The output voltage and current characteristics of a zinc/air cell is determined by the 
degree of oxygen access to the cathode and the catalytic activity of the cathode [26]. As the 
higher access to air means the higher output power, the power output generally increases 
with the number of air access holes.  Fig. 1.12 shows the voltage - current profiles of 
various zinc/air cells. The nominal open-circuit voltage for a zinc/air cell is 1.4 V, and the 
discharge voltage with the load is relatively flat, with a typical end voltage of 0.9 V. When 
the continuous currents exceed the limiting current, then the cell becomes oxygen-starved, 
consuming more oxygen than the amount entering the cell, and the output voltage rapidly 
decreases until the cell finds another equilibrium condition for the output current.  
The zinc/air cells can supply a higher pulse load than the limiting current, because 
during the normal operation, a reservoir of oxygen is created within the cell when the load 
is lower than the limiting current [26]. If the duration of the pulse load is long so that the 




down. In addition, the average current of the pulse load should not exceed the rated limiting 
current, because it will also cause the output voltage to decline. In order to prevent this 
phenomenon, it is better to use this cell in parallel with a power device that can support 
pulse loads and absorb transient currents better, i.e., a capacitor.   
 
Figure 1.12. Voltage-current profiles for various zinc/air button cells [26]. 
1.6 Power-Dense Sources 
 
1.6.1. Lithium Ion Batteries  
A battery is a device that converts chemical energy directly into electrical energy through a 
reaction that transfers electrons from its anode to its cathode across an electrolyte material 
[26]. They are different from the fuel cells in the sense that they are energy storage devices, 
and the maximum energy available is determined by the amount of chemical reactant stored 
within the batteries. Conventional batteries such as nickel metal hydride (NiMH) and nickel 














cadmium (NiCd) suffer from short cycle life and memory effects, while offering high 
power densities and high discharge rates. Lithium-ion batteries (Li Ion), when compared to 
other batteries, show superior energy and power density, discharge rate, longer cycle life, 
and less memory effects [26].  
 −+− ++↔ xexLiCoOLiLiCoO 2x12   (cathode reaction)                (1-10) 
6xCLi6CxexLi ↔++
−+         (anode reaction)                   (1-11) 
CoOOLiLiCoOLi 22 +↔+
+        (full reaction)                       (1-12) 
A lithium-ion battery is a secondary, rechargeable battery in which lithium ions move 
from the negative electrode to the positive electrode during discharge, and back when 
charging. They are one of the most common types of rechargeable batteries for portable 
electronics, due to their high energy density, no memory effect, and low self-discharge rate. 
Their disadvantages are a relatively short shelf life and a high internal resistance due to 
deposits inside the electrolyte from charging operations, which diminishes the cell’s 
capacity and reduces the cell’s ability to deliver current. Also, Li-Ion batteries are not as 
durable as nickel-based batteries, and can be dangerous if overheated or overcharged. 
However, thin-film technologies make Li Ion batteries attractive by enabling the integration 
into power-intensive wireless micro systems, where fast and high burst power demands 
cannot be satisfied by only energy-dense sources such as micro fuel cells [27],[41]-[42]. 
Fig. 1.13 shows a typical Li Ion-battery charging scheme [43]. Li Ion-battery chargers 




charge batteries with linear regulators or switching converters. To quickly and safely 
charge a battery, charger circuits usually start by sourcing a constant current (ICONST) into 
the battery and end by sourcing whatever decreasing current necessary to regulate the 
battery’s full-charge voltage. When the battery is deeply discharged below the minimum 
charging limit, the pre-conditioning phase starts to source a constant pre-conditioning 
current (IPRE) to charge the battery back to the constant-current charging phase. However, 
this typical battery-charging scheme may not apply for the case when the system’s main 
priority is to supply a load efficiently, rather than to charge a battery.  
 
Figure 1.13. A typical Li ion-battery charging scheme. 
 
1.6.2. Supercapacitors 
Supercapacitors are electrical double layer capacitors with a large surface area of porous 
carbon electrodes, and a very small separation in Angstroms between positive and negative 




electrodes, while being inversely proportional to the separation distance between electrodes. 
Therefore, having highly-dense porous electrodes with a very small separation between 
them makes supercapacitors have a lot higher capacitance compared to normal capacitance 
technologies. The equivalent series resistance, which should be low to supply a very high 
output current, depends on the active surface area, conductivity of the electrolyte, and the 
porosity and thickness of the separator [44]. The mechanisms they store and release charges 
are completely reversible, which enables this technology undergo a huge number of 
charge/discharge cycles without any performance degradation [44]. They can also store and 
release energy very quickly over a wide temperature range.  
 
Figure 1.14. Charge storage mechanisms in a supercapacitor. 
 
A conventional capacitor stores its energy in electrical charge, typically consisting of two 
conducting plates separated by a dielectric. The capacitance becomes proportional to the 
conductor’s surface area and the dielectric constant of the dielectric, and inversely 
proportional to the thickness of the dielectric. The supercapacitor stores electrical charges 




surface and an electrolytic solution (Fig. 1.14, [45]). The accumulated charge forms an 
electric double layer, with its separation being on the order of a few Angstroms. According 
to the estimate of the capacitance from the double-layer model proposed by Helmholtz in 





= ,                                                                      (1-13) 
where C is the capacitance, A is the surface area, ε is the dielectric constant, δ is the 
distance between the two layers [45]. As the supercapacitor consists of two electrodes, 
there are two double layers present, and an ion-permeable separator blocks the electrical 
contact between the two electrodes, but allows ions to move through. Because of a high 
interface surface area made of porous carbon or carbon aerogels and a very small charge-
layer separation, the supercapacitor can have a high capacity and energy density compared 
to conventional capacitors [45].  
When compared to battery technologies, supercapacitors have superior power 
capabilities than batteries: power density and speed [46]. Batteries rely on redox reactions 
in the electrode, and therefore have a higher energy density, but their kinetics are slower. 
Supercapacitors, however, show a lot faster response, because they store energy in 
electrostatic charges at the electrode surface and the transport of ions in the aqueous 
solutions is rapid [46]. Unlike the batteries, no electron transfers are needed between the 
electrodes, and therefore can be charged and discharged quickly without damaging or 




are no restrictions in charging/discharging currents, making the charging circuits much 
simpler than battery technologies [46].    
1.7 Hybrid Sources 
 
The hybrid concept to utilize the complementary characteristics of energy sources is not 
new. In automotive applications, for example, electric vehicles using a Polymer Electrolyte 
Membrane Fuel Cell (PEMFC) as the main generator need to employ a battery or a 
supercapacitor as a secondary source, to generate or absorb a higher power in a short time 
and also to compensate the warm-up time of a fuel cell, because fuel cells cannot supply 
fast, high loads due to slow dynamics and fuel starvation phenomena [47]-[49]. Another 
prevalent application is Start-Stop systems [44]. In city driving where cars frequently start 
and stop at traffic lights or due to heavy traffics, about 15% of fuels can be saved by 
stopping the engine when the car is idling. And when the engine needs to start again, a 
supercapacitor cranks the engine instead of a car battery, because supercapacitors can 
supply instant, high power more efficiently and quickly than batteries, even at sub-zero 
temperatures [44]. These technologies have been applied to Peugot Citroen diesel cars, 
utilizing Continental supercapacitors for this Start-Stop system [44]. Supercapacitors can 
reduce the overall size of power generation systems, because they have a higher power 
density than batteries. As an example, they are used to boost power in HEV (hybrid electric 
vehicle) buses in Shanghai to boost power while improving fuel efficiency. In addition, 
they can be easily recharged from regenerative braking as well as charging stations at bus 




In energy-generation applications where renewable energy sources (solar, wind, etc.) 
provide an intermittent, time-varying power, the fuel cell or batteries are often integrated 
together to ensure continuous, constant power generation regardless of the main sources’ 
conditions [50]-[52]. In [50], for example, an energy system comprising solar, wind, and 
fuel cells has been suggested to deliver the maximum power to a fixed DC voltage bus. 
Maximum power tracking methods are used for solar and wind energies to supply the load, 
while the excess energy is directed to fuel cells to generate hydrogen for running them. 
Another example shows a remote area power generation system utilizing a hybrid energy 
system of solar and diesel energy, to achieve economically viable and efficient energy-
generation solutions in rural households in less developed countries [52]. In short, hybrid 
mixing technologies in renewable energy generation are vital, because of the low reliability 
of individual energy-generation sources.   
The concept of using both an energy-dense fuel cell and power-dense batteries (or 
supercapacitors) becomes very attractive to small-scale portable electronic systems, 
because they usually require an immediate, burst delivery of power and also a long 
operational lifetime [53]-[55]. Especially in volume-limited standalone systems, using both 
an energy-dense and power-dense source can lead into an optimal volume to perform a 
specific power task and to meet the operational lifetime (Fig. 1.15). For example, to meet 
the lifetime target in Fig. 1.15, only one energy-dense source (marked as “E”) will be 
enough, and for the power target, only one power-dense source (marked as “P”) will do. 
However, in order to meet the power target, four energy-dense sources will be needed, if 




dense sources, then four of them will be needed to meet the lifetime target. However, if 
both energy-dense sources and power-dense sources are available, then using each one 
from both sources will suffice to satisfy the power and lifetime target, requiring the least 
volume compared to single-source-based solutions. These hybrid-source techniques will 
play an important role in optimizing the system’s volume especially in wireless sensor 
applications where spaces for energy sources are severely limited and any additional space 
means a room for a longer operational lifetime and also for more functionalities that a 
sensor can perform.  
 
Figure 1.15. Comparison of required volumes to meet the power and operational lifetime 
targets using (a) only energy-dense sources, (b) only power-dense sources, and (c) a hybrid 




Emerging micro-scale wireless sensors have vast application areas in military, utility 
distribution and environment monitoring applications, mostly to enhance human abilities to 




Many challenges come from harsh environment conditions the sensors should face and the 
development of efficient and robust networks that the sensors should employ for 
information collection and processing. However, the most important premise of all these is 
that these sensors should be provided with uninterrupted power and energy from reliable 
energy sources, to be functional throughout their operational lifetime. 
The amount of energy and power that each energy source can generate given a unit 
volume is of great importance in a portable, stand-alone system, because it will eventually 
determine the system’s operational lifetime and feasible functionalities that the system can 
perform. Using an energy source with a highest energy density and power density will 
therefore lead into the smallest optimal solution. However, energy-dense sources such as 
fuel cells and zinc / air cells cannot generate as much power as power-dense counterparts 
can do, as clearly seen in Ragone plots of various source technologies. Similarly, power-
dense sources such as lithium ion batteries and supercapacitors cannot provide high energy 
and long operational lifetime, while they are more optimized in generating a higher and 
instant power. Therefore, to satisfy a specific power and operational lifetime target of a 
system, using both an energy-dense source and a power-dense source can lead into a 
smaller optimized volume than that of single-source-based solutions. The next problem 
then becomes how to choose a power management system to efficiently condition power 




Chapter 2. Power Conditioning Systems 
 
The power conditioning system for hybrid sources should be able to interface with more 
than one inputs and more than one outputs, requiring a multiple-input, multiple-output 
topology. As the inputs and outputs may have different voltage ranges, the power 
conditioner should be able to generate a wide range of outputs with high efficiencies, from 
a wide range of inputs. The power conditioner itself should be also compact, because its 
own area should not invalidate the benefit of using mixed complementary sources. 
Therefore in this chapter, three different power conditioning systems – linear regulators, 
switched-capacitor circuits, and switched-inductor converters, - are compared and analyzed 
in terms of aforementioned requirements, to decide which is the most compact, efficient 
power conditioner for multiple-input, multiple-output systems.  
2.1 Linear Regulators 
 
A linear regulator is a circuit that generates a regulated output voltage (vOUT) by controlling 
the conductance of a pass device, which connects the unregulated input voltage (vIN) and 
the output voltage (vOUT), as shown in Fig. 2.1 [56]. The output voltage is sensed by a 
resistor divider, and a fraction of it is fed into the negative terminal of the error amplifier, 
whose output controls the conductivity of the pass device to regulate vOUT’s fraction to the 
reference voltage VREF. The gain of the error amplifier affects the output’s accuracy, and 
the compensation network determines the linear regulator’s speed to respond to load 




the ratio between the input and output voltage. Therefore, the dropout voltage across the 
pass device, which is the minimum voltage drop required to maintain the output regulation 
within 2% in general, determines the efficiency of a linear regulator [57]-[58]. 
 
Figure 2.1. Linear regulator. 
 
In a standard Bipolar linear regulator, the pass device is made up of an NPN Darlington 
driven by a PNP transistor [58]. This configuration has the high dropout voltage, which 
amounts to 2VBE+VCE, while it has the lowest ground pin current due to its high current 
gain in the pass device [58]. To reduce the dropout voltage, a single transistor can be used 
to allow a voltage drop of VCE in low-dropout (LDO) regulators, but its ground pin current 
to sustain a higher load increases by much. The pass device can be either NPN transistor or 
PNP transistor. NPN pass transistors usually are in follower types, so the output impedance 
is low and the bandwidth is high, making the compensation network immune to the load 
capacitance [57]. PNP pass transistors, on the other hand, are in inverter configurations 




sensitive to the load capacitance [57]. In all cases, bipolar pass devices require a fraction of 
load current to drive base, which lowers efficiency when compared to CMOS devices [56].  
CMOS LDO regulators do not require current to drive their pass devices, and therefore 
require less supply currents than their Bipolar counterparts. The gate of the pass device is 
mainly controlled by the error amplifier to regulate vOUT. By utilizing a single CMOS 
transistor as a pass device, the dropout voltage can be decreased, but if the difference 
between vIN and vOUT is large, then the maximum efficiency cannot be more than the ratio 
of vIN and vOUT. This fact limits the application of LDO regulators to where the difference 
between input and output voltages is not big. However, the bandwidth of LDO regulators 
can be a lot higher than that of switching regulators, because LDO regulators do not have 
low-frequency poles due to LC filters in switching converters [56]. Another advantage of 
LDO regulators over switching regulators is that the number of off-chip components can be 
reduced even to zero, if their output capacitor is integrated on die. However, due to the 
inherent limitations in the range of acceptable input / output and efficiency, LDO regulators 
do not have much advantage over switching regulators in multiple input/output converters.  
2.2 Switched-Capacitor Circuits 
 
Switched-capacitor circuit is an electronic circuit that charges capacitors from available 
voltage sources and discharges them into the output so that it can produce an output voltage 
with a predetermined ratio by periodic switching operations. As switched-capacitor circuits 
require only capacitors and switches that can be easily integrated on silicon die, they have 




Fig. 2.2 shows one example of switched-capacitor circuits, a voltage doubler. During phase 
1, two switches marked as “1” turn on to charge the pump capacitor to the input voltage vIN. 
During phase 2, the other two switches marked as “2” turn on to discharge the pump 
capacitor into the output capacitor and load, raising vOUT to two times of vIN.  
 
Figure 2.2. Switched capacitor voltage doubler circuit. 
 
Switched capacitor circuits usually employ negative feedback to regulate the output 
voltage at the desired level. Fig. 2.3 shows a simplified model of a regulated switched 
capacitor circuit, which has two control loops – an inner loop and an outer loop. In the 
inner loop, an error amplifier senses the output voltage vOUT and controls the duty cycle of 
the switch connecting the output of the ideal transformer to vOUT. In other words, the inner 
loop controls the output resistance for tight regulation of vOUT [59]. The outer loop 
generates an output voltage with a conversion ratio n:1, modeled as an ideal transformer 
with the same turn ratio. As practical switched-capacitor circuits cannot have a very high 
resolution of the turn ratio n, this ratio is usually predetermined by the topology and 





Figure 2.3. Model of a regulated switched capacitor circuit. 
 
This fixed turn ratio affects the efficiency performance of switched capacitor circuits for 
a wide range of output voltage. As the turn ratio is determined by its topology and 
switching patterns rather than feedback-loop operations, the ratio of the output current to 
the input current is also pre-determined, unlike the switched-inductor converters where the 
level of the output current is dynamically adjusted according to the output voltage’s level. 
Although the efficiency of a switched capacitor circuit can be high at a specific output 
voltage determined by the turn ratio, the efficiencies at other output voltages cannot be as 
high as those of a switched-inductor converter. Another drawback of a switched-capacitor 
circuit is a large number of switches. A simple doubler circuit in Fig. 2.2 requires four 
switches to generate two times of input voltage at the output, while an inductor-based boost 
converter only requires two switches or even one (in asynchronous control) to do the same 
job. The increased number of switches also affects the efficiency adversely, because 
conduction losses occur when constantly charging and discharging each capacitor. 
Especially in systems such as hybrid-sourced micro sensors where multiple inputs and 
multiple outputs are required, the number of switches and also capacitors should increase 




2.3 Switched-Inductor Converters 
 
Switched-inductor converters use an inductor as an energy-transfer medium, and 
periodically apply either positive or negative voltage on the inductor to control its current 
and eventually the system’s output voltage vO [60]. As they use a quasi-lossless inductor as 
an energy-transfer medium, they can be very efficient in voltage-to-voltage conversion than 
linear regulators and switched capacitors allowing a wide range of output and input 
voltages than linear regulators and switched-capacitor circuits [60]. However, as inductor-
based converters have various sources of power losses that are affected by the selection of 
passive components or the converter design, understanding the root mechanism and 
characteristics of individual losses is important in designing an efficient inductor-based 
converter.  
Fig. 2.4a shows an example synchronous buck converter and its parasitics. Power losses 
in switched-inductor converters can be generally categorized into conduction, switching, 
and quiescent losses [61]. Conduction losses refer to the Ohmic power dissipated in the 
parasitic series resistances and diodes present in the power-conducting switches (e.g., 
switch-on resistances and diodes in MP and MN), inductors (e.g., RL.ESR in L), and 
capacitors (e.g., RC.ESR in CO). Switching losses describe the energy needed to charge and 
discharge gate-drive capacitors (e.g., current iC used to charge and discharge CGS and CGD 
in MP and MN), the energy lost due to the voltage-current overlaps across the switches (e.g., 
drain-source terminal voltages across MP and MN) and all other energy lost due to the 




current the controller in the feedback loop requires (e.g., IQ) to function and operate at the 

































Figure 2.4. (a) A synchronous buck dc-dc converter and parasitic devices, and (b) an equivalent 
conduction-loss model. 
 
2.3.1. Conduction Losses 
To start, it is worth noting high- and low-side switches MP and MN conduct almost all of 
inductor current iL in alternate phases, which means their respective duty cycles dMP and 
dMN roughly complement one another; that is, dMN is approximately 1-dMP. Collectively, as 
a result, they present a single resistance RSW, as shown in Fig. 2.4b, that is equivalent to the 
sum of their respective turn-on resistances RMP and RMN multiplied by their corresponding 
duty cycles: 
( )MPMNMPMPMNMNMPMPSW d1RdRdRdRR −+≈+≈                            (2-1)  
 Although not necessarily the case, RMP is normally on the same order as RMN so RSW, RMP, 




Decomposing inductor current iL into its average and ac (or ripple) components iL(avg) 
and iL(ac) helps highlight the relative impact of the various Ohmic losses in the circuit. For 
instance, iL(avg) in the case of the buck converter shown in Fig. 2.4a and modeled in Fig. 
2.4b does not flow continuously through CO’s RC.ESR, but it does through L’s RL.ESR and MP 
and MN’s collective series resistance RSW. As a result, RL.ESR and RSW dissipate a dc 
conduction power PC.DC that is in direct proportion to iL(avg)
2, in other words, to IO
2: 






L(avg)C.DC RIRRIRRiP ≡+=+=                        (2-2)  
where RC.DC represents the converter’s equivalent dc-conduction resistance. 
Similarly, iL’s ripple iL(ac) also flows through RSW and RL.ESR, but instead of reaching the 
load, CO and its parasitic RC.ESR steer iL(ac) to ground. Resistors RSW, RL.ESR, and RC.ESR 
therefore dissipate ac conduction power PC.AC that is in direct proportion to the square of 






AC.RMSC.AC RiRRRiP ≡++=                        (2-3) 
where RC.AC is the converter’s equivalent ac-conduction resistance. Note that in continuous-
conduction mode (CCM), iL is triangular in shape so iAC.RMS(CCM) depends on iL’s peak-peak 
value ∆iL, which means iAC.RMS(CCM) is directly proportional to the voltage across the 
inductor when MP conducts (i.e., VIN-VO during dMP) and inversely proportional to L’s 
impedance Ls or LfSW, where fSW is the switching frequency: 
















==                          (2-4)  



























Figure 2.5. Inductor current in DCM. 
 
When IO drops below half ripple current ∆iL, iL momentarily reverses direction (i.e., iL 
becomes negative) and flows back to ground through RSW. Allowing the converter to 
remain in CCM and sink this current constitutes an unnecessary power loss so, to avoid this 
loss, the controller normally shuts MN off when iL reaches zero, as shown in Fig. 2.5, 
allowing the converter to enter discontinuous conduction mode (DCM). Under these 
conditions, iL is no longer triangular and the expression for iAC.RMS consequently changes. 
To extrapolate the mean-square fraction of ac current flowing into RC.ESR in DCM, the 
output current component is subtracted from the total mean-square inductor current iL(RMS), 





























=−=                                 (2-6) 
where iL(peak) is the peak inductor current and t∆ is MP and MN’s combined conduction 




dc current iL produces, that is, iL(avg) is IO, iL(peak) increases with IO and decreases with 
















=                                       (2-7). 
The fraction of time MP conducts with respect to conduction period t∆ in DCM is the 
same as the fraction of time MP conducts with respect to switching period TSW in CCM, 
which is simply another way of referring to duty cycle dMP, or equivalently, VO/VIN. This is 
true because L continues to be a dc short between switching node vSW and vO (i.e., vSW(avg) 
equals VO) so MP must therefore connect L to VIN and ground at the same duty cycles it did 
in CCM. As a result, conduction duty-cycle dMP is the ratio of conduction rise time tL(rise) to 
conduction period t∆: 































==                  (2-8)  
Substituting iL(peak) and t∆ in RC.ESR’s extrapolated RMS current iAC.RMS(DCM) for the above-













































=   (2-9) 
where IOB represents IO’s value at the boundary of CCM and DCM operation (i.e., IOB 


























Under deep DCM conditions, when IO is substantially below IOB, the IO
2 component in 
iAC.RMS(DCM) becomes negligibly smaller with respect to its counterpart, reducing 

























          (2-11) 
What is perhaps most important about this conclusion is that ac conduction losses in DCM 
depend on IO
1.5 and fSW
0.5, whereas in CCM, they depend on fSW
2 alone. Fig. 2.6 
summarizes the DC conduction losses and AC conduction losses across load currents and 
switching frequencies.   
 
(a)                                                                    (b) 
Figure 2.6. (a) DC conduction losses and (b) AC conduction losses across load currents and 
switching frequencies. 
 
2.3.2. Switching Losses 
Switching power losses are all the losses attached to MP and MN’s parasitic capacitors and 




charge and discharge and diodes temporarily conduct, is critical because their negative 
impact on efficiency increases with switching frequency fSW. The eddy currents and core 
saturation in the inductor, as it turns out, also induce power losses every switching cycle, 
except they are negligibly small when compared against capacitor-derived losses. Similarly, 
skin effects, which are pronounced in conductors with multi-layer windings at high 
frequency under high currents, are normally insignificant at micro-Watt levels [60]. 
2.3.2.1. Gate-Drive Losses 
The fundamental loss in the gate capacitors is the energy required to charge them through a 
resistive switch: capacitor energy EC is CPAR∆VC
2, where ∆VC is the voltage variation in 
parasitic capacitor CPAR. Gate-source capacitors CGSN and CGSP in MN and MP, for instance, 





GSGSNGSPGSNGS VCC∆VC∆VCEEE +≈+=+=           (2-12) 
Likewise, MP’s gate-drain capacitor CGDP requires energy EGDP to charge from -VIN (when 
MN is off, MP is on, and switching node vSW is at VIN) to VIN+VDN (after MP shuts off and 
MN’s diode pulls vSW to a diode voltage below ground VDN -during dead time-); in other 
words, ∆VGDP is approximately 2VIN + VDN. After dead time, MN’s gate-drain capacitor 
CGDN charges from VD (before MN conducts) to VIN (when MN is fully engaged); that is, 
∆VGDN is roughly VIN - VD and total gate-drain energy EGD is 






GDPGDPGDNGDPGD VVCVV2CVCVCEEE −++≈∆+∆=+=  




assuming VD is considerably below VIN. The average gate-drive power losses that result 
therefore reduce to 
( ) ( ) ( )[ ] SW2INGEQSW2INGDPGDN2INGSPGSNSWGDGSSW.GD fVCfV4CCVCCfEEP =+++≈+=     (2-14) 
where CGEQ is the equivalent switching capacitance present at the gates of MN and MP, the 
total value of which depends on the size of MN and MP.  





















Figure 2.7. IV overlap power losses in MP and MN and shoot-through losses in MP and 
MN’s driver chains. 
As gate capacitors charge and discharge, while MN or MP conducts inductor current iL, the 
conducting switch is temporarily exposed to a transitioning non-zero drain-source voltage 
vSW, the current-voltage overlap of which induces an iLvSW power loss across the 
conducting switch. In CCM, just before MP turns on, for example, MN’s body diode 
conducts iL’s negative peak IO-0.5∆iL, switching node vSW is below ground by a diode 
voltage VDN, and MP’s source-drain voltage vSDP is high, as illustrated at time equal zero in 
Fig. 2.7a, and as MP engages, MP’s current iP rises to iL all the while vSDP is high at 




event occurs when MP disengages, as vSW decreases and iP decreases, which is why 
PIVP(CCM) reduces to 
( ) SWOOVERDNINIVP(CCM) fItVVP +=                                    (2-15) 
where tOVER is the IV overlap time. Although the model used and Fig. 2.7 neglect the 
clamping effects parasitic bond-wire inductances induce, their influence is minimal when 
using multiple bond wires, as is typical in practice, with little to no performance trade-offs. 
Power switch MN also undergoes similar IV losses during CCM, except its drain-source 
voltage vDSN is only exposed to diode voltage VDN because dead time forces its body diode 
to conduct iL and pull vSW to -VDN when MN and MP are both off, just before MN is engaged 
and allowed to pull vSW from -VDN to zero:  
( ) SWOOVERDNINIVP(CCM) fItVVP +=                               (2-16) 
which means CCM IV losses combine to 
( ) SWOOVERDNINIVN(CCM)IVP(CCM)SW.IV(CCM) fIt2VVPPP +≈+= .         (2-17) 
In DCM, switching conditions are softer because iL is zero just after MN disengages and 
immediately before MP engages, allowing MN’s vDSN and MP’s vSDP to transition with little-
to-no current during MN’s turn-off and MP’s turn-on transitions, which means PIVP(DCM) and 
PIVN(DCM) reduce to 




























==        (2-19) 





+≈+= (2-20)  
where iL(peak) is the peak inductor current in DCM.  
2.3.2.3. Dead-Time Losses 
During dead-time, when switches MN and MP are both off, because the inductor has energy 
and continues to demand current to flow to the output, MN’s parasitic diode forward biases 
and conducts iL, pulling vSW below ground by a diode voltage (VDN). The diode therefore 
incurs a conduction loss during this time interval that is proportional to the product of VDN 
and iL. In CCM, for instance, iL is at either its positive (iL(+peak) is IO+0.5∆IL) or negative 
peak (iL(-peak) is IO-0.5∆IL) during its transitions, giving an overall average value of IO. The 
dead-time losses (PSW.DT) in CCM are therefore proportional to VDN and IO, given iL(+peak) 













+= −+                        (2-21) 
In DCM, however, dead-time conduction effectively occurs only when iL is at its positive 




peak experiences softer switching conditions. As a result, the expression for dead-time 









==           (2-22) 
2.3.2.4. Driver Shoot-Through Losses 
The drivers, because they do not normally incorporate dead-time features, incur shoot-
through power losses when their respective supply and ground switches momentarily 
conduct shoot-through current iST at the same time. These Ohmic power losses are directly 
proportional to the square of VIN, inversely proportional to combined switch-on resistances 
RSW.DST, and the fraction of time they both conduct with respect to switching period TSW or 
1/fSW (i.e., ratio of shoot-through time tDST and switching period TSW). Considering the size 
of each inverter in the driver chain is normally tapered, the inverter that drives the power 








P =                                                (2-23) 
Fig. 2.8 summarizes the trends of all switching losses with respect to load currents and 





Figure 2.8. Switching losses across load currents and switching frequencies. 
 
2.3.3. Quiescent Losses 
Feedback control, protection, and other vital functions require quiescent current to operate, 
and because input voltage VIN normally supplies this current, the controller dissipates a 
quiescent power PQ that is proportional to input supply VIN and quiescent current IQ: 
SWQQ0INSWQQINQ fEIVfEIVP ≈+==                                (2-24) 
where EQ refers to the quiescent energy required in each switching cycle and IQ0 to the 
frequency-independent quiescent current. As it turns out, quiescent power losses usually 
become strong functions of switching frequency because higher speeds demand more 




frequencies when IQ increases because the effective resistance at each node in the circuit 
decreases with quiescent current (e.g., small-signal output resistance ro or 1/λIQ in 
MOSFETs and VA/IQ in BJTs). In other words, higher bandwidth fBW demands fSW and 
lower parasitic resistance ro, which means higher quiescent current IQ and power PQ (as 






QQ ∝∝∝∝                                         (2-25) 
 
Figure 2.9. Quiescent losses across load currents and switching frequencies. 
 
2.4 Power Losses across Process Nodes 
 
  2.4.1. Process Parameters  
As the individual power losses are strong functions of various process parameters, 
understanding the trends of power losses with varying process parameters helps in 
determining which process to use to achieve a higher converter’s efficiency. The driving 
motivation behind scaling semiconductor technologies is increasing the number of 




important measure of integration. Reducing LMIN, however, requires other modifications in 
the process. Oxide thickness TOX, for example, decreases [62], which means oxide 
capacitance per unit area COX" and transconductance parameter K' increase. Electric fields 
also intensify as a result of reductions in TOX, so gate- and drain-source breakdown voltages 
|VGS(MAX)| and |VDS(MAX)| drop, and therefore, so does supply voltage VDD [63]. The 0.18-, 
0.35-, and 0.5-µm CMOS nodes in Table 2.1 show these trends. 
LMIN 
0.18 µm 0.35 µm 0.5 µm 
N/P-MOS N/P-MOS N/P-MOS 
|VGS(MAX)| and |VDS(MAX)| 1.8 V 2.3 V 4.5 V 
|VTH| 0.65/0.58 V 0.5/0.6 V 0.86/0.8 V 
COX" 7.7 fF/µm
2 4.5 fF/µm2 2.3 fF/µm
2 
TOX 45 Å 74 Å 151 Å 
K' 135/35 µA/V2 89/33 µA/V2 47/12.5 µA/V2 
 
Table 2-1. Process parameters across process nodes. 
 
Process engineers typically offset reductions in gate drive, which result from lower 
|VGS(MAX)| values, with lower threshold voltages (|VTH|). An implant step in the fabrication 
process adjusts VTH for this purpose [64]. The objective is to keep gate-drive voltages (i.e., 
VGS – VTH) as high as possible. Unfortunately, reducing VTH increases leakage currents and 
decreases noise margins in digital gates [65]. As a result, VTH does not fall linearly with 
LMIN. 




Conduction: As already mentioned, the equivalent resistances of the power switches in a 
switching converter therefore consume conduction power PC when engaged. As such, the 
power that their combined equivalent resistance REQ dissipates increases quadratically with 
iL's root-mean-squared value iL(RMS):  





.                                                 (2-26) 
Since conducting switches only drop millivolts, MOSFETs operate in triode. As such, 
their resistances increase linearly with minimum channel length LMIN and decrease linearly 








,                              (2-27) 
where µM is charge-carrier mobility and WEQ the equivalent channel width of the MOSFET. 
In a buck converter, for example, MP and MN's equivalent resistances RMP and RMN 
combine in REQ to conduct LO's iL(RMS).CCM in CCM and iL(RMS).DCM in DCM [61] 
Drive: Although capacitors do not dissipate power, the switches that charge and 
discharge them do. In fact, VDD loses all the charge it supplies to drive gates to VDD, as set 
by |VGS(MAX)|. In other words, when combining gate capacitors into an equivalent 
REQ ≈
LMIN














VDD = COX "WEQLMIN( ) 2VDD fSW ∝ WEQ 2LMIN .                  (2-28) 
Because COX" drops with LMIN and VDD rises, COX" offsets LMIN but not VDD
2, so PD 
increases quadratically with LMIN. 
2.4.3. Quiescent Power 
The circuit blocks in the controller require current to operate, so they too dissipate power. 
When heavily loaded, a converter typically operates in CCM and switches at a moderately 
high fSW. So, in CCM, most, if not all, circuit blocks function and consume power 
continuously across TSW. Under light loads, however, the supply can save power by 
operating in DCM and switching at a lower fSW. Still more, TSW in microwatt applications 
can be long enough to allow system components to momentarily disengage, so as to save 
additional power. 
Irrespective of the mode and fSW of the converter and the duty cycle of its components, 
circuits in the feedback loop require sufficient quiescent current IQ(BW) to process 
information within one TSW. Generally, the quiescent power PQ(BW) that bandwidth-critical 
circuits consume reduces to 
 PQ(BW) = KDCIQ(BW)VDD ∝
3




where KDC is a correction fraction that accounts for duty-cycled elements in the feedback 
loop. Because the unity-gain frequency of the loop f0dB is ultimately proportional to 
transistor transconductances gm over parasitic capacitors CPAR: 
 ,                                                 (2-30) 
IQ(BW) should be proportional to CPAR
2 (and as a result, to LMIN
2), to maintain the same f0dB. 
That means PQ(BW) increases with LMIN
2. 
Converters also include another class of circuits that need not process information within 
one TSW, like the bias-current generator, protection circuitry, and monitoring blocks. These 
subsystems require sufficient bias current IQ(B) to remain operational in the presence of 
substrate and supply noise. For these circuits, their quiescent power PQ(B) is 
 PQ(B) = KDCIQ(B)VDD ∝ LMIN ,                                         (2-31) 
which roughly increases with VDD, and therefore, with LMIN. 
2.4.4. Other Losses 
Like the power switches, LO's and CO's parasitic resistances RL.ESR and RC.ESR also conduct 
part or all of iL(RMS).CCM and iL(RMS).DCM. These resistances and currents, however, do not 











Because power switches can conduct substantial current, converters normally introduce a 
dead time TDT between the conduction times of adjacent power transistors. iL cannot drop to 
zero instantaneously, however, so diodes in the circuit engage during TDT to conduct iL. As 
a result, these diodes dissipate dead-time power PDT across TDT of every TSW: 








 = VDiL(DT)TDTfSW ,                                      (2-32) 
where VD is the diode voltage and iL(DT) LO's current during TDT, which is practically a 
constant across TDT because TDT is a small fraction of TSW – iL(DT) is roughly 2iL(AVG) in 
CCM and iL(PK) in DCM [61]. Note none of these terms relate to LMIN. 
The switch that engages after TDT conducts slightly more than iL to lower the voltage 
across its terminals from VD + VDD to millivolts. During this transition, the transistor's 
current iD and drain-source voltage vDS overlap (TIV) and therefore dissipate power PIV: 












+= ,                   (2-33) 
where iIV is practically constant across TIV because TIV is a small fraction of TSW and equal 
to iL(AVG) in CCM and 0.5iL(PK) in DCM [61]. Again, none of these terms are functions of 
LMIN. 
2.4.5. Minimizing Losses 
Comparing efficiency across process nodes is only valid after optimizing the design for 




vary with process. Although diodes can be on chip, diode voltages change little with 
process. As such, dead-time losses PDT are similarly independent to process. Because 
overlap time TIV depends on how fast transistors drive parasitic capacitances, overlap 
power PIV changes with WEQ (design). Still, when compared to other switch losses, PIV and 
PDT are usually insignificant. So, only switch and quiescent losses remain. 
Switch: Because both conduction and drive power PC and PD generally rise with channel 
length, LMIN is the optimum channel length for all switches in the power stage. However, 
while PC falls with channel width WEQ, PD increases. As such, combined losses are lowest 
when PC equals PD [61], which results at an optimum width WOPT. Equating the sum of PC 
and PD's respective derivatives with respect to WEQ to zero in CCM and DCM and solving 








                         (2-34) 
and        WOPT.DCM =
iL(RMS).DCM
VDD µM




.                             (2-35) 
which the analytical results in Fig. 2.11 of the buck converter in Fig. 2.10 corroborate. Note 





Figure 2.10. An example switching DC-DC buck converter. 
 
 
(a)                                                        (b) 
Figure 2.11. Switch conduction losses and drive losses across channel widths, and the 
optimum channel width for minimizing losses in (a) CCM and (b) DCM. 
 
Combined Losses: Because WOPT drops with LMIN
0.5, both PC and PD rise with LMIN
1.5, so 
their sum also rises with LMIN
1.5 in both CCM and DCM, as the analytical results in Fig. 
2.12 show. Therefore, since bias and bandwidth-critical quiescent losses increase with LMIN 
and LMIN
3, all losses in an optimized design rise with coarser process nodes. In other words, 




the converter in Fig. 2.10 with optimized 0.18-, 0.35-, and 0.5-µm CMOS switches show. 
The driving reason for this trend is VDD's quadratic and linear effects on drive and quiescent 
losses PD and PQ, respectively. Notice that derived theory follows simulations closely. 
 
Simulation Notes: VIN is 1 V to keep the terminal voltages of 0.18 µm transistors within 
their breakdown limits – stacking techniques would circumvent this limitation [67]-[68]. For 
maximum gate drive, VDD is 1.5, 3, and 4 V for 0.18-, 0.35-, and 0.5-µm switches, 
respectively. With 125 µH and 1 µF for LO and CO, the converter transitions from DCM to 
CCM when load current IO is 2 mA. For ease of implementation, a comparator ensures iL(PK) 
is 4 mA and a clock changes fSW to ensure the converter can sustain IO. WEQ is optimum at 
WOPT (by design) for 0 – 2mA loads in DCM, and for 2mA load in CCM. 
 





Figure 2.13. Efficiency of optimized design across process nodes. 
 
2.4.6. Maximum Gate Drive vs Input Supply 
Designers conventionally select the process so that its breakdown voltages match the 
application's input supply VIN. With this approach, choosing the lowest LMIN that can 
sustain VIN yields the highest efficiency (e.g., 0.5-µm switches for a Li Ion's 2.7 – 4.2 V). 
Higher efficiency is possible, however, if LMIN were lower. For this, stacking transistors in 
series can limit the voltage each switch receives to a fraction of VIN [67]-[68]. 
Although series components add resistance, the quadratic fall in drive power PD that 
results from a lower gate-drive voltage VDD more than offsets the linear rise in conduction 
power PC. The challenge here is designing dedicated gate-drive circuits whose losses do not 
negate PD's quadratic savings. Assuming this is not an issue, differentiating PD and PC with 
respect to VDD and equating their sum to zero reveals that switch losses are lowest when 
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The power conditioning systems should be both power-efficient and compact so that they 
do not burden the miniaturized systems’ limited space. In linear regulators where the 
efficiency is determined by the ratio of the input and output voltage, it cannot be efficient 
when the voltage conversion ratio is high. The switching converters are generally more 
efficient than linear regulators, because the feedback loop adjusts their output currents, 
allowing a more flexible input and output voltage range. Especially, the inductor-based 
switching converters can be inherently more efficient by using a quasi-lossless inductor, 
than the switched-capacitor regulators that is only efficient at specific output voltage levels 
and always consumes a half of energy in charging (and discharging) the capacitors.  
When looking into individual power losses of a general inductor-based switching 
converter, the conduction losses, switching losses, and quiescent losses all become strong 




optimized 0.18-, 0.35-, and 0.5-µm CMOS switching buck dc–dc converters in CCM and 
DCM show that lower minimum channel lengths (LMIN) yield higher efficiencies with 
peaks at 93%, 89%, and 79%, respectively. The fundamental reason for this trend is gate 
drive increases with LMIN, which causes a quadratic rise in drive losses and a linear rise in 
quiescent power that more than offset the resulting linear drop in conduction power. 
Therefore, irrespective of application, converter topology, and mode of operation, finer 
pitched technologies yield higher efficiency, as long as leakage current, which has a 
tendency to rise with reductions in LMIN, do not become a considerable fraction of the load. 
However, all these advantages of an inductor-based switching converter become valid only 
when the converter limits the number of off-chip high-Q inductors to one for system 





Chapter 3. Single-inductor Converters 
 
3.1 Multiple Inputs 
 
Multiple-input converters are circuits that have more than one input sources to 
accommodate and provide one or more outputs [69]. Multiple sources are required when 
the amount of power or energy from a single source is not enough or reliable to satisfy the 
application’s demand. By using multiple sources, the reliability and utilization of each 
source can be improved, selecting the most readily available sources at a time and location 
[69]. The power conditioning circuits interfacing with more than one input source should be 
i) energy-efficient, ii) compact, and iii) consider each source’s optimal operating conditions 
(given by voltage-current characteristics or energy-generation mechanisms.) Multiple-input 
converters, which have originally found usefulness in automotive and residential 
applications, are now gaining new attentions in renewable energy generations, where the 
intermittent nature of such sources needs more than one source for reliable energy 
generation [69]-[70]. More importantly, as the characteristics of each energy source can 
vary, they often require a dedicated control mechanism or even a dedicated converter, 
which may significantly increase the number of parts and therefore the cost.  
One example of multiple-input converters in renewable energy generation is the hybrid 
photovoltaic / wind power system introduced in [70]. The photovoltaic and wind energies 
can be considered as complementary, because in general the photovoltaic source – the sun - 




more likely to occur [70]. To store energy from these intermittent sources, battery banks 
have been used to supply a reliable power. However, due to the limitations of batteries such 
as toxic chemicals, huge size, and the limited cycle life, supplying the ac mains directly 
from the photovoltaic and wind energy sources by using inverters has become a common 
way of utilizing these renewable sources [70]. Fig. 3.1 shows the schematic diagram of the 
hybrid photovoltaic / wind inverter. This circuit consists of a buck / buck-boost fused 
multiple-input dc-dc converter to store the energy in the capacitor Cbus, and a full-bridge 
dc/ac inverter to supply power to the ac mains [70]. Maximum power point tracking (MPPT) 
methods are used in drawing energy from both photovoltaic and wind sources individually 
and simultaneously, with the help of pulse-width modulation (PWM) control schemes.    
 
Figure 3.1. Schematic diagram of the hybrid PV/wind inverter. 
 
In automotive applications, multiple-input converters are frequently adopted in hybrid or 
electric vehicles [47]-[51]. Fuel cells have a high energy density and can be more efficient 
than the conventional engines, although a cost-effective and safe storage for hydrogen is yet 
to be developed [47]. Fig. 3.2 shows an example of the hybrid fuel cell / supercapacitor 




this application), a boost converter is used to generate a higher DC output bus (42 V). A 
diode in the fuel cell model indicates that the energy flow from the fuel cell is 
unidirectional: it only generates energy, and cannot be recharged in the reverse direction. 
Therefore, the converter is also unidirectional, having an asynchronous diode switch to the 
DC bus. The main power switch S1 is controlled by a pulse width modulation for average 
current control, and the clock frequency is constant at 25kHz for the fuel cell’s current. The 
switch S2 is a shut-down switch to protect the fuel cell from accidental destructions of S1 
during short-circuit events [47]. 
The supercapacitor also supplies power to the DC output bus with a boost converter, as 
shown in Fig. 3.2b. However, it can be recharged from the DC bus in the reverse direction 
in a buck converter’s configuration unlike the fuel cell’s case, utilizing the same inductor 
and capacitor during regenerative breaking events (Fig. 3.2b.) The power switches S3 and 
S4 are driven by complementary pulses generated from a hysteretic comparator. The fact 
that supercapacitors can be easily recharged without much constraints on the charging 
circuitry and for some hundreds of thousands of cycles, and that they can also generate a 
sudden high power load reliably and safely make this technology extremely appealing to 














Figure 3.3. Multiple-input multiple-output converter using a transformer core with multiple 
windings. 
 
In order to accommodate a higher number of multiple inputs, a transformer can be used 
in general, with a separate winding for each input [71]. The multiple outputs can be also 
managed by using multiple secondary windings. As the transformer’s core is shared in 
multiple inputs and outputs, the volume is saved when compared to the case when multiple 
flyback converters are used in parallel [71]. One additional advantage of using a 
transformer with multiple windings is that it provides good electrical isolation between all 
inputs and outputs. However, although one core is shared, the transformer core itself 
requires a large volume to have all the secondary windings, and the benefit will become 





Figure 3.4. Multiple-input boost converters with multiple inductors for each input. 
 
Fig. 3.4 shows another example of a multiple-input boost converter, where multiple 
inductors are used for each input [72]. This topology has a separate inverter phase leg for 
each input, and all inputs provide power to the shared DC output bus. The number of inputs 
can be increased simply by adding more inverter phase legs. The switches can be 
implemented by bidirectional-conducting, forward-blocking insulated gate bipolar 
transistors (BCFB IGBTs) or power MOSFETs with an anti-parallel diode [72].  The 
switches are controlled to condition input power from each input source, and the DC output 
bus drives an inverter and motor drive. When the inputs supply power, the converters work 
as boost converters, providing power to the output DC bus. When the inputs receive power 
in the negative direction, the converters work as buck converters. One of the drawbacks of 
this converter is that the number of inductors and power switches should add up linearly as 
the number of inputs increases [72]. In addition, malfunctions in one inverter phase leg can 





Figure 3.5. Multiple-input buck converters using FCBB switches. 
 
 
Figure 3.6. Multiple-input buck-boost converters using FCBB switches. 
 
The disadvantages of the converter in Fig. 3.4 can be improved by sharing a single 
inductor in delivering power from multiple inputs, as shown in Fig. 3.5 and [73]. The 
number of both semiconductor switches and passive components has been reduced and 
therefore the cost also. This converter has a forward-conducting, bidirectional-blocking 
(FCBB) series switch from each energy source, and also has an asynchronous diode shared 
for all input sources during de-energizing events. One of the limitations of this converter is 
that it can only provide buck output, and a similarly-designed buck-boost converter in Fig. 





Figure 3.7. Multiple-input flyback converter with a coupled inductor. 
 
Fig. 3.7 shows one variation from multiple-input buck-boost converters introduced in 
[73] by using a coupled inductor, to provide an isolation between inputs and the output and 
to provide the non-inverted output voltage [74]. The topology resembles that of a flyback 
converter, and the power switches are again forward-conducting bidirectional-blocking 
switches, which can be implemented by gate turn-off thyristors (GTO) or a transistor in 
series with a diode [74]. However, although this topology shares one coupled inductor in all 
power transfers from multiple inputs and one output which reduces the device counts and 
the cost, one coupled inductor can still be too large for a micro-scale systems where an 
additional save in volume means a prolonged operational lifetime or an extended 
functionality that it could not have when it was using a bulky energy-transfer medium. 
More importantly, most of the state-of-the-art multiple-input converters only concern about 
the availability or the amount of energy that each source can provide in power budgeting, 




each source from the load’s perspective can be more important to prolong the operational 
lifetime of such systems.  
3.2 Multiple Outputs 
 
Multiple-output converters are circuits that provide power and energy to more than one 
output. This concept has been popular in applications where the system has more than one 
kind of loads, each having a different current and voltage characteristic. Recently, this idea 
has broaden its application area deeper into the system’s internal operations, where a power 
converter provides a set of different internal voltages to supply different internal blocks at 
each optimal voltage, to achieve a higher efficiency using a dynamic voltage scaling [75]. 
In such systems, a transformer can be used to provide multiple outputs, as already discussed 
in the previous section. Especially for the applications where the volume is not much 
constrained and the electrical isolation between the inputs and outputs are important, 
transformers still can be cost-effective solutions in automotive or residential applications 
[71].  
In smaller-scale, handheld applications, however, transformers are oftentimes not 
welcomed because their core itself is bulky, not to mention the additional volume of the 
multiple secondary windings that need to be added to accommodate more inputs and 
outputs. Instead, single-inductor multiple-output converters can provide a much compact 
and efficient solution in interfacing with multiple outputs with a single quasi-lossless 
inductor in battery-operated standalone electronics and even smaller wireless sensors [76]. 




various power paths so that all the outputs get the sufficient power from the input sources in 
a timely manner.  
 
Figure 3.8. Single-inductor multiple-output converters in (a) buck, (b) boost, (c) inverting 
buck/boost, and (d) non-inverting buck/boost configurations. 
 
The topologies of single-inductor multiple-output (SIMO) converters are generally 
circuit extrapolations of single-inductor single-output power stages, except for the energy 
flow and feedback [77]. Fig. 3.8 shows buck, boost, inverting buck/boost, and non-
inverting buck/boost configurations of SIMO converters, where the inductor current is 
distributed into N outputs by N output switches SO1, SO2, …, SON. The inductor current is 
time-shared by the N outputs, and each output switch must conduct the inductor current for 
only a fraction of the time without overlap, to avoid short-circuiting the outputs. In a buck 




inductor, while closing SD discharges the inductor’s energy into one of the outputs at a time. 
As the average voltage across the inductor is zero in steady state, then the averaged 






O(k)O(k)ININSW(AVG) VDVDv .                                          (3-1) 
For a boost converter’s case, the switch SE is closed to energize the inductor, and one of 
the switches from SO1 to SON turns on to de-energize the inductor’s energy to the 
corresponding output (Fig. 3.8b). In steady state, as the average voltage across the inductor 






O(k)O(k)SW(AVG)IN VDvV .                                             (3-2) 
In an inverting buck-boost configuration, the inductor is energized similarly by closing the 
switch SE, but in this case the direction of the inductor current is opposite, drawing the 
current from the outputs in de-energizing phases to provide negative output voltages (Fig. 
3.8c). In steady state, as the one terminal of the inductor is connected to the ground, the 






.                                     (3-3) 
Fig. 3.8d shows a non-inverting buck-boost configuration, where the converter provides 
positive voltages while it can still provide both a higher or lower output voltage than the 




a wide range of non-inverted outputs, but it requires one additional power switch to 
energize the inductor (the switches SE1 and SE2 engages in energizing events.) Similarly in 
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Figure 3.9. Inductor-current waveforms for SIMO converters with 
(a) dedicated energize/de-energize sequences and  
(b) one shared energize followed by de-energize sequences. 
 
The resulting inductor current waveforms become different with the energy flow and 




energize/de-energize sequence to each of N outputs by a time-multiplexing switching 
period, as shown in Fig. 3.9a. The feedback control individually regulates each output, and 
the inductor can conduct either continuously (continuous conduction mode, CCM) or 
discontinuously (discontinuous conduction mode, DCM) according to the load level. The 
pseudo-continuous conduction mode emulates DCM in CCM to reduce the cross-regulation 
problem in multiple-output converters, which occurs when the regulation of one output 
affects that of the other, leading to poor regulation or stability problem.  
The converters in [83]-[91], on the other hand, energize the inductor only once in the 
switching period, but with enough energy to supply all loads (Fig. 3.9b). In other words, the 
energizing time is determined to cover the collective demand of all the outputs, while the 
de-energizing time is set by each output’s individual demand. Similar to the previous case, 
the converters can operate in CCM or DCM (Fig. 3.9b), but the cross-regulation problem 
can be more severe than the dedicated energize/de-energizing schemes, because each 
output’s conduction time affects the others. The accuracy performance of this single-
energizing control for multiple outputs is generally better than that of the dedicated 
energizing/de-energizing control, because each output gets some of the inductor’s energy in 
every switching period more frequently, resulting in smaller voltage ripples at each output. 
In all SIMO cases, the most important consideration is how to energize the inductor and 
distribute its energy to the multiple outputs so that each regulated output shows good 





Figure 3.10. Inductor current waveforms of five different single-inductor dual-output 
switching sequences delivering the same output powers. 
 
More analytic comparisons between the dedicated energizing/de-energizing sequences 
and the shared energizing event followed by de-energizing sequences can be possible. For 
example, Fig. 3.10 shows the five different switching sequences in delivering the output 
power to the dual output A and B respectively. The purpose of this comparison is to 
compare the trends of the important power losses in these five different sequences in 
delivering the same amount of power and eventually decide which sequence incurs the least 




premises that needs to be applied: (1) the output power delivered to A (or B) should be the 
same in five sequences, (2) the converter works in discontinuous conduction mode, (3) the 
converter uses the same inductor, input voltage, and output voltages (so that the inductor 
currents have the same slope in all sequences), (4) the peak current iL(PK) is the same in all 
sequences.  
The parameters that are to be compared are output voltage ripple ∆vO, gate-drive losses 
PGD, IV-overlap losses PIV, and AC-conduction losses PAC. The output voltage ripple 
becomes proportional to the amount of charge per one energy packet times the number of 
packets per a switching cycle, divided by the output capacitor (assuming the load current is 
small). As the energy packet’s charge is proportional to the inductor’s peak current and the 
















∆v ∝∝=                                     (3-5) 
where ∆qO is the amount of charge to the output and NEP is the number of energy packets 
per one switching cycle. The gate-drive losses are the product of the energy loss in driving 
the power switches and the switching frequency, and the former is not a function of the 
choice of energizing and de-energizing sequences. Therefore, the only important relation 










The IV-overlap losses are proportional to the energy loss and the number of energy packets 
NEP and the switching frequency, and the energy loss itself increases with the inductor’s 
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The ac conduction losses are proportional to the energy packet’s size and the average 












P ∝= .                              (3-8) 
The first sequence in Fig. 3.10a is the reference sequence, delivering an energy packet 
‘A’ to one output A with a switching period of TSW, and another energy packet ‘B’ to the 
other output B with the same TSW, but in alternating cycles. All the parameters and losses of 
the other sequences (b) ̶ (e) will be compared against the parameters of this sequence (a). 
The second sequence (b) delivers twice the energy packet ‘A’ and ‘B’, but with a switching 
period of 2TSW, so that it still delivers the same overall output power to A and B. As this 
delivers two energy packets within one cycle, the output ripple ∆vO increases by two. The 
gate drive losses (PGD) remain the same, because the average switching times do not change, 
and so is the iv overlap losses PIV. The ripple conduction losses PAC also remain the same, 
because the increase in ∆vO is cancelled by the decrease in the switching frequency. 
Therefore, in overall, the total power losses of the sequence (b) become similar to those of 




The switching pattern of the sequence (c) is similar to that of the sequence (b), but the 
difference is the reduced size of an energy packet by half, and the increased switching 
frequency by two. The inductor’s peak current should decrease by 0.7 times to reduce the 
size of an energy packet by half, and because of this, the output ripple reduces by half 
compared to (b). PGD also increases by two, because the average number of gate-drive 
events increases by two. PIV becomes 1.4 times regardless of the decreased iL(PK), because 
of the increased number of energy packets per switching period. PAC becomes smaller than 
the other sequences, because iL(PK) is the smallest of all. Overall, due to the increased 
switching times, the total power loss of the sequence (c) becomes higher than that of the 
reference case.  
The switching pattern of the sequence (d) is different from all the other preceding 
sequences in the meaning that one energy packet is being split into the two outputs. The 
inductor’s peak current therefore has to increase to hold the total energy to output A and B 
in one energy packet, and because of that, ∆vO increases by 1.4. The switching frequency 
can be the same as the total energy packet per switching cycle stays the same. But as the 
number of gate-drive switching events per one switching cycle is decreased from 4 to 3, 
PGD decreases by 0.75. PIV increases slightly due to the increase in iL(PK). PAC becomes the 
highest of all sequences, because the peak current is at its maximum of all. Although this 
sequence has lower gate-drive losses, it leads to higher overall losses if the ac resistance is 




The last switching sequence (e) is similar to the sequence (d), except that the overall 
frequency is increased by two and the peak current should therefore be decreased. As the 
equivalent peak current decreases, it has the lowest output ripple of all sequences. PGD 
increases by 2 times compared to the sequence (d) because of the increased switching 
frequency. Although this sequence has a lower iL(PK) than the sequence (d), PIV actually 
increases due to the increased number of energy packets by two, similarly in PAC. In short, 
although the voltage ripple is at the minimum, all the individual losses has increased 
because the reduced peak current could not compensate for the increased numbers of 
energy packets and gate-drive events.  
Sequences iL(PK) NEP NGD TSW ∆vO PGD PIV PAC PTOT 
(a) 1 Cycle / 1 Out 1 1 1 1 1 1 1 1 1 
(b) 2 Cycles / 1 Out (1) 1 2 2 2 2 1 1 1 ≈ 
(c) 2 Cycles / 1 Out (2) 0.7 2 2 1 1 2 1.4 0.7 >> 
(d) 2 Outs / 1 Cycle (1) 1.2 1 0.75 1 1.4 0.75 1.2 1.7 > 
(e) 2 Outs / 1 Cycle (2) 0.85 1 0.75 0.5 0.7 1.5 1.7 1.2 >> 
 
Table 3-1. Comparisons of Parameters and Power Losses in Five Different Single-Inductor 
Dual-Output Switching Sequences. 
 
3.3 Single-Inductor Dual-Input Dual-Output Systems and Limitations 
 
As the hybrid sourcing and charging techniques as well as dynamic voltage scaling 
techniques become popular, the converters combining the benefits of both multiple-input 
converters and multiple-output converters are frequently adopted in wide application areas. 




longer operational lifetime is high, a compact and efficient converter using a single high-Q 
off-chip inductor is becoming a dominant solution. As single-inductor multiple-input 
multiple-output converters should interface with various sources and outputs with different 
voltage-current characteristics,  they should be able to i) distribute the multiple sources’ 
energy to more than one output, and ii) to assign the output’s energy requirements to each 
source efficiently. 
 
Figure 3.11. General topology of a SIMIMO non-inverting buck/boost converter. 
 
Fig. 3.11 shows a general topology of a single-inductor multiple-input multiple-output 
(SIMIMO) non-inverting buck/boost converter, where power multiplexing is achieved by 
input and output switches [92]. During energizing events, one of the input switches from SI1 
to SIN and the switch SE turn on, and during de-energizing events, one of the output 
switches from SO1 to SON and the switch SD turn on. As there is only one inductor in various 
power paths, the inductor should be shared in a time-multiplexed control that decides from 
which input to draw the energy and to which output to direct the inductor’s energy.   
Like in SIMO converters, the multiple-input converters can either have dedicated 




sources. Fig. 3.12 shows the examples of (a) dedicated energizing sequences for each 
source and (b) one shared energizing sequence between dual sources, operating in 
discontinuous conduction mode. In the dedicated energizing sequence, one energy packet is 
entirely supplied by either source A or B, while in the shared energizing sequence, one 
energy packet is supplied sequentially by source A and B. Different inductor peak currents 
iL(PK).A and iL(PK).B are to emphasize the fact that the maximum or optimal current from each 
source can be different.  
 
Figure 3.12. (a) Dedicated energizing sequences for each source and (b) one shared 









Figure 3.13. Single-inductor dual-input dual-output topologies for (a) an integrated-battery-
charging application and (b) an energy-harvesting application. 
 
In [93], a single-inductor dual-input dual-output (SIDIDO) switching converter having 
an external DC power source and a rechargeable battery as an offline power source is 
introduced. Unlike the conventional battery power management system, this converter uses 
a single inductor in time-multiplexing the external DC power to the system’s load and 
charging up the battery in DCM, while the battery supplies the load when the main external 
source is removed (Fig. 3.13a). In [94], an integrated single-inductor dual-input dual-output 




system has a charge storage device as its secondary input, to deliver the load power when 
the intermittent energy harvesting source is not available. The direct energy path from the 
energy harvesting source to the load is better in terms of efficiency, than the cascaded 
energy path from the harvesting source to the battery and then to the load, because the latter 
passes through two converters. These SIDIDO converters forego compensating for battery 
non-idealities in favor of accommodating for a possibly disconnected dc source and an 
intermittent harvester. However, the functionality of selecting an optimal source from a 
hybrid combination of a high-energy source and a high-power source for a load’s level is 
largely absent in the state of the art. 
3.4 Summary 
 
Single-inductor converters have all the benefits of inductor-based switching converters 
including high efficiency and wide range of inputs and outputs, but allow only one high-Q 
inductor to be used in volume-constrained micro-scale electronic systems. As various 
power paths should share a single inductor, the converter with multiple inputs and multiple 
outputs generally use a time-multiplexed control in discontinuous conduction mode to 
avoid any interference between different power paths. Especially, when the system has 
multiple inputs, the converter should try its best to condition each source at its optimum 
operating region, generally defined by the voltage – current characteristics of it. When the 
system needs to recharge one of its input sources, or has more than one output, then the 




each output gets the required power sequentially with the order of their priorities without 
any systematic failure.  
In hybrid-sourced micro-scale electronic systems, single-inductor dual-input dual-output 
converters can efficiently draw energy from the hybrid sources and oftentimes recharge one 
of them if needed, while supplying one or more outputs in the most compact solution. In 
drawing the energy from a hybrid combination of power-dense and energy-dense sources, 
choosing an appropriate energy source for the characteristic of the load at each time can 
lead to the most compact and efficient sourcing solution. Therefore, an adaptive control 
scheme to select an appropriate energy source with respect to the load’s level is a key to 
achieve the real benefits of using hybrid sources, while the state-of-the-art SIDIDO 






Chapter 4. Nested-Hysteretic Dual-source 
Charger-Supply System 
 
From the previous chapters, it is concluded that a single-inductor dual-input dual-output 
converter is a both compact and efficient solution in dealing with hybrid sources. Then the 
question becomes how to share this quasi-lossless inductor in a time-multiplexed manner in 
more than one power path. Therefore, the first IC prototype - the nested hysteretic dual-
source charger-supply system - focuses on implementing the single-inductor time-
multiplexing control and verifying the functionality of the control. The target functionality 
of this control is to draw a low, average power from an energy-dense source and a higher, 
peak power from a power-dense source to supply a load and to recharge the power-dense 
source from the energy source.  
4.1 Energy Flow and Power Stage 
 
The objective of the fully hysteretic charger-supply system is to draw the optimum amount 
of power the FC can supply for its size from the FC and channel all or a fraction of it to the 
load, using the excess to recharge a battery. The system designer therefore allocates just 
enough FC area to supply the average power needed by the system, tank space for the fuel 
to last the lifetime needed, and package volume for the Li Ion to ably source power bursts. 
The system must consequently transfer energy from the FC to both the load and the Li Ion 
and from the Li Ion to the load. As a result, the converter (with one inductor only) must 




load at possibly 1 V (via the FC-load path) [95] and buck a Li Ion’s 2.7 – 4.2 V to a load at 
1 V (via the Li Ion-load path). 
 
Figure 4.1. Energy-flow (path) diagram of the proposed power stage. 
 
Note that eliminating the FC-load path (and allowing the Li Ion to supply all load levels) 
is possible but not optimal because (i) the FC outlasts the Li Ion during light loads and (ii) 
the converter incurs more power losses when conditioning FC power to charge the Li Ion 
and Li-Ion power to supply the load. The integrated switches of the converter therefore 
energize inductor LE from either the FC or the Li Ion and subsequently de-energize it into 
either the load or Li Ion via separate and alternating energy-flow paths, according to the 
needs of the load. 
The converter regulates LE’s current iL with hysteretic control to one of two predefined 
targets (Fig. 4.2) : IFC or ILI, depending on the source from which LE draws energy. IFC is 
sufficiently small (at 0.5 mA) to avoid stressing the FC’s membrane electrode assembly 
beyond its rating (for overload protection) and high enough to reduce the percentage of fuel 




to supply the heavier loads that the small fuel cell cannot. In other words, LE practically 
functions like a 0.5 or 2.5 mA current source. From a mechanical perspective, the FC’s 
membrane should be just wide enough to supply the load’s average needs (as IFC) and the 
Li Ion large enough to never fully charge. If the Li Ion fully charges and iO is zero, the 
charger-supply must shut down; but for proof of concept, the prototype does not include 
this form of protection. 
 
Figure 4.2. Hysteretic-controlled inductor current and the two targets IFC and ILI. 
 
During light loads, the system derives power from the FC only so the circuit regulates iL 
to reference IFC and average FC power PFC equals IFCVFC. Because PFC exceeds output 
power PO in the light-load mode (LLM), the controller partitions (i.e., time-divides) PFC to 
supply the load and charge the Li Ion, with load level iO determining what fraction of PFC to 
steer into the battery. Graphically, the solid line in Fig. 4.3 indicates the fraction of PFC 
delivered to the load (as load-FC ratio rLD/FC), which equates to the fraction of time the FC 
supplies the load, or said differently, how often the FC connects to the load. As a result, 




all of PFC into the battery. As iO increases, the converter raises connectivity ratio rLD/FC to 
channel an increasing fraction of PFC into the load (and a decreasing share into the battery): 
 FCFCLD/FCFCLD/FCLLMO VIrPrP ≈≈ ,                                                 (4-1) 


































Figure 4.3. Power (connectivity) ratios across load. 
 
When iO’s power PO surpasses PFC (past transition threshold ITR, after rLD/FC reaches one), 
the converter enters the heavy-load mode (HLM) by augmenting PFC with average Li-Ion 
power PLI. Because the aggregate sum of average power levels PFC and PLI must sustain PO 
in HLM, the supply draws energy more often from the battery (so average power PLI 
increases) as iO increases past ITR. Accordingly, Li Ion-load (and connectivity) ratio rLI/LD.H 
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VIrVIr +=
 
                          ( ) LILILI/LD.HFCFCLI/LD.H VIrVIr1 +−= .                           (4-3) 
Raising rLI/LD.H decreases the FC’s connectivity to the load so FC-load ratio rFC/LD.H is 
rLI/LD.H’s complement. Notice instantaneous power ILIVLI sets the converter’s maximum 
output power, which happens when the converter only draws energy from the Li Ion, when 
rLI/LD.H is one. 
4.2 Feedback Control 
 
Hysteretic comparator CMPV in Fig. 4.4 senses and regulates vO to VO.REF by steering what 
amounts to a current source (LE) into or away from vO at fO.SW, the system's switching 
frequency. To CMPV's feedback loop, LE is practically a current source because comparator 
CMPI regulates iL at a switching frequency fI.SW that is higher than fO.SW. Depending on the 
level of the load, mode comparator CMPM dictates whether to draw iL from the FC or both 
the FC and the Li Ion. RS and VI.REF ultimately set iL's regulation target to IFC (when 
drawing energy from the FC) and ILI (when deriving iL from the Li Ion). Note IFC is lower 

































Figure 4.4. System-level schematic of the proposed charger-supply system. 
 
In light loads, switch SFC in the power stage shown in Fig. 4.4 remains closed and SFC.E 
energizes inductor LE from the FC while SO and SLI.CHG de-energize LE into vO and the Li 
Ion. Similarly, when heavily loaded and drawing energy from the FC, SFC stays closed and 
SFC.E energizes LE with the FC while SO de-energizes LE into vO. When drawing energy 
from the Li Ion, SO remains closed and SLI.E energizes LE from the Li Ion and SLI.DE de-
energizes LE into vO. 
4.2.1. Hysteretic Current Loop  
The LC filter introduces a complex conjugate pair of poles in the frequency response that, if 
not properly handled, compromises the stability of the system. A conventional means of 




system’s switching frequency fO.SW so that inductor LE functions like a current source 
below fO.SW [60]. In like manner, the proposed converter uses hysteretic control to regulate 
iL to IFC and ILI when drawing energy from the FC and the Li Ion, respectively, at a 
switching frequency fI.SW that exceeds the system’s fO.SW. 
To regulate iL, series resistor RS senses iL to produce vI, amplifier AI then amplifies vI to 
generate vIA, and hysteretic comparator CMPI compares vIA against current reference VI.REF 
to regulate vIA within CMPI’s hysteretic window (Fig. 4.4). CMPI’s output vI.SW then 
determines the connectivity of the switches, which the control logic implements. CMPI’s 
hysteresis and iL’s rising and falling rates (as set by LE, VFC, VLI, and VO) establish the 
switching frequency of the current loop (fI.SW) and iL’s peak current iL(PEAK), where fI.SW 
exceeds fO.SW and iL(PEAK) falls below the FC’s rated limit. CMPI establishes the hysteresis 
in Fig. 4.5 with its inherent propagation delay. In other words, CMPI senses when iL 
surpasses target IFC (when connected to the FC) and, after rising delay tP.R (~ 0.1 µs), its 
output vI.SW prompts the controller to end the energizing cycle, allowing iL to peak at 
IFC(MAX). Similarly, CMPI senses when iL falls below IFC and, after falling delay tP.F (~ 0.1 
µs), when iL reaches IFC(MIN), CMPI trips. If tP.F is so long that iL falls below zero, CFC sinks 
the reverse current and the system continues to operate normally, provided iL’s average 
stays above zero. Notice that while using tP.R and tP.F to set current ripple ∆iL is not 





Figure 4.5. Inductor current ripple through the FC-load path. 
 
4.2.2. Nested Hysteretic Voltage Loop 
4.2.2.1. Output Regulation  
Each mode of operation steers inductor energy to regulate output voltage vO to reference 
VO.REF within a hysteretic window (∆VO). In LLM, vO rises to the upper window limit when 
the converter directs PFC to vO and droops to the lower limit when LE disconnects (and the 
system charges the Li Ion). Similarly, vO rises in HLM when the converter supplies the load 
with Li-Ion power PLI and falls when using FC power PFC (because PFC is lower than PLI by 
design). Hysteretic comparator CMPV senses and regulates vO to VO.REF within CMPV’s 
hysteretic window ∆VO (Fig. 4.6). For that purpose, CMPV’s output vO.SW sets how often LE 
de-energizes into vO in LLM (as load-FC power and connectivity ratio rLD/FC) and energizes 





Figure 4.6. The nested hysteretic windows that regulate the output in light- and heavy-load 
modes. 
 
4.2.2.2. Mode Control 
With a wider hysteretic window ∆VO.M, CMPM senses vO to determine which mode of 
operation to assert. If PFC is insufficient to satisfy the load, iO pulls vO to CMPM’s lower 
limit, prompting the converter (with vMODE) to enter HLM. Conversely, when the converter 
sources more power than needed, the excess power pulls vO to CMPM’s upper limit, 
triggering vMODE to force the converter into LLM. Note vO remains within smaller 
hysteretic window ∆VO in steady state and only extends beyond ∆VO to ∆VO.M when iO 
surpasses boundary limit ITR, resulting in the nested hysteresis shown in Fig. 4.6 and vO’s 





Figure 4.7. Time-domain output-voltage, load-current, and mode-voltage waveforms in 
light- and heavy-load modes and across rising and falling load-dump transitions. 
 
4.2.3. Stability 
4.2.3.1. Light Loads 
In LLM, when the system steers FC power PFC into vO and VLI, CMPI regulates iL to IFC at 
fI.SW, so LE is practically a DOIFC current source at and below fO.SW (because fI.SW is higher 
than fO.SW), where DO is the switching duty cycle that the current loop sets for SO. CMPV, as 
a result, regulates vO by determining how often to direct FC-derived current DOIFC to vO, as 
Fig. 4.8 shows, where CMPV's vO.SW sets load-FC connectivity ratio rLD/FC. Since VLI is an 
unregulated low-impedance source, VLI and its connectivity to LE have no impact on the 
dynamics of the loop controlling vO. Accordingly, in LLM, the MIMO system reduces to a 





Figure 4.8. Small-signal equivalent circuit in LLM. 
 
4.2.3.2. Heavy Loads 
In HLM, the converter directs FC and Li-Ion power PFC and PLI into vO in alternate 
switching cycles according to CMPV's vO.SW, which defines FC-load connectivity ratio 
rFC/LD.H and its complement Li Ion-load connectivity ratio rLI/LD.H (or 1 – rFC/LD.H). Again, 
because CMPI regulates iL at fI.SW to IFC or ILI, depending on the source used, LE is a current 
source equal to boost-equivalent DOIFC in the FC cycle and buck-equivalent ILI in the Li-Ion 
counterpart, as Fig. 4.9 illustrates.  
 





Note that boosting VFC to vO does not introduce a right-half-plane (RHP) zero like a 
conventional boost converter would because rFC/LD.H is the only control variable to vO. The 
reason a RHP zero exists in boost converters in the first place is because the system 
modulates LE’s de-energizing duty cycle (DO) to regulate vO [27], and the current loop in 
this case switches SO to regulate iL to IFC or ILI irrespective of vO, which means variations in 
vO do not affect SO’s duty cycle DO. 
4.2.4. Switch-Control Logic 
CMPI, CMPV, and CMPM’s binary outputs vI.SW, vO.SW, and vMODE determine the state of all 
the NMOS (SFC, SO, SFC.E, SLI.DE) and PMOS (SLI.E, SLI.CHG) switches in the power stage. In 
regulating iL, for example, CMPI toggles vI.SW up and down at fI.SW to energize and de-
energize LE. CMPM and CMPV switch at lower frequency fO.SW to determine from which 
source LE should draw energy and to which output LE should direct it. To this end, CMPM 
transitions vMODE high to place the system in LLM, which means LE draws energy from the 
FC (and SFC remains closed). In this mode, a low state for CMPV’s vO.SW prompts boost-
like switches SFC.E and SO to energize and de-energize LE (at fI.SW) from the FC into vO. A 
high state similarly commands boost-like switches SFC.E and SLI.CHG to energize and direct 
LE’s energy (at fI.SW) from the FC into the Li Ion. When CMPM’s vMODE is low, the system 
enters HLM, where a low state for CMPV’s vO.SW prompts SO and buck-like switches SLI.E 
and SLI.DE to energize and de-energize LE (at fI.SW) from the Li Ion into vO. A high state here 
induces SFC and boost-like switches SFC.E and SO to energize and de-energize LE (at fI.SW) 





SFC MODESW.O vv +  
SO ( ) ( )MODESW.OSW.IMODESW.O vvvvv +⋅+⋅  
SLI.E MODESW.OSW.I vvv ++  
SFC.E ( ) SW.IMODESW.O vvv ⋅+  
SLI.CHG SW.IMODESW.O vvv ⋅⋅  
SLI.DE SW.IMODESW.O vvv ⋅⋅  
 
Table 4-1. Switch-control logic equations. 
 
Generally, before control signals reach their respective gate terminals, an 8 kΩ-75 fF 
delay block and logic introduce dead time between the transitions of interconnecting 
switches to avoid shoot-through power. During this time, when all switches are 
momentarily off, body diodes conduct iL and, in so doing, ensure LE's conduction path is 
never disrupted. Once SLI.E’s gate-control signal GLI.E trips low, for example, SLI.E does not 
engage until after a delay after SFC and SLI.DE’s gate-control signals GFC and GLI.DE 
transition low, during which time SLI.DE's body diode conducts. 
 
Figure 4.10. Dead-time control circuit. 
 





To validate the proposed charger-supply, an IC prototype was designed, fabricated, and 
tested using AMI’s 0.5-µm CMOS process. As depicted in Fig. 4.1, power inductor LE, 
fuel-cell capacitor CFC, output capacitor CO, and current-sense resistor RS are off chip while 
power switches SFC, SLI.DE, SLI.E, SLI.CHG, SFC.E, and SO; logic and dead-time-control drivers; 
current, voltage, and mode comparators CMPI, CMPV, and CMPM; current sensing 
amplifier AI; and a biasing block are on chip (and supplied from Li-Ion voltage VLI). Since 
the FC is more efficient when supplying dc current, the controller was designed to operate 
in continuous-conduction mode (CCM) [15]. In addition, to mitigate design risk (and noise) 
and concentrate on functionality, RS senses iL, rather than a noisier but less lossy sample-
and-hold sense-FET circuit. 
4.3.1. Power Stage 
Given VFC and vO are relatively low at 0.5 – 0.7 V and 1 V, NFETs implement switches SFC, 
SO, SLI.DE, and SFC.E (Fig. 4.11); PFETs implement SLI.E and SLI.CHG because they link to the 
highest voltage: VLI. In sizing the switches, consideration for parasitic capacitances 
outweighed those for resistances because gate-drive losses at low power levels (below 1 
mA) and higher switching frequencies (at roughly 2.5 MHz) dominate over conduction 
losses. As such, the aspect ratios for SFC, SLI.DE, SFC.E, and SO are 75/0.6 µm/µm and SLI.E 





Figure 4.11. Prototyped power stage. 
 
Because the FC has limited power range and response time, the circuit keeps ripple ∆iL 
low with a large LE. Considering co-packaging LE with the IC is important, LE should also 
conform to a small footprint, which is why LE is a 6.6 mm × 4.5 mm × 2.9 mm 150-µH 
surface-mount ferrite-core power inductor with 2 Ω of ESR. Because switching losses 
dominate, the design favors high LE over low ESR because a lower ESR would only be 
possible with a lower LE when constrained in volume. With LE, VFC, VLI, and VO set and 
CMPI’s hysteresis down to its lowest possible level, the current loop switches at roughly 
2.5 MHz (fI.SW). ∆iL is nevertheless considerable at 1 – 2 mA so the system uses a 1-µF 
tantalum capacitor (CFC) to suppress the power variation the FC experiences on a cycle-by-
cycle basis. At vO, 100 nF (2 mm × 1 mm × 1 mm) slows vO sufficiently to ensure fI.SW 
stays well above the system’s fO.SW. Recall that keeping vO’s regulation fO.SW below iL’s 
fI.SW allows the converter to perceive LE as a current source. 




The prototype splits current-sensing resistor RS into RS.FC and RS.LI (and connects one or the 
other into AI with MNFC1-MNFC2 and MNLI1-MNLI2, as shown in Fig. 4.12) to ease AI’s ICMR 
requirements and keep noise injection low. When drawing energy from the FC, RS.FC 
remains attached to VFC so RS.FC’s terminal voltages hover at 0.5 – 0.7 V, which also means 
RS.FC’s terminals do not generate switching noise for AI to amplify. Placing RS.LI on the 
other side of LE accomplishes similar results when deriving power from the Li Ion because 
RS.LI remains attached to vO, keeping RS.LI’s terminal voltages at 1 V (with a small ripple). 
A side benefit of splitting RS in two is flexibility because RS.FC and RS.LI can independently 
and flexibly define iL’s regulation targets IFC and ILI with only one reference voltage VI.REF: 
 IS.LILIIS.FCFCI.REF ARIARIV =≈ ,                                     (4-4) 
so a 5-to-1 ratio between RS.FC and RS.LI sets ILI to 5IFC. In other words, an RS.FC of 50 Ω, 
RS.LI of 10 Ω, AI of –25 V/V, and VI.REF of 625 mV set IFC and ILI to 0.5 and 2.5 mA, 
respectively. This design flexibility was important to test the prototype fully. 
 





Differential amplifier AI consists of a p-type differential pair loaded with an n-type 
mirror and cascaded with a Miller-compensated second stage (Fig. 4.13). The operational 
amplifier is in an inverting configuration where resistor ratio RB/RA sets the gain to –25 
V/V. External tuning voltage VTUNE connects to AI’s non-inverting input to attain a gain of 






































−−= +− .                                                    (4-5) 
To follow LE’s fast changing current iL, which switches at roughly 2.5 MHz, AI needs 
875 µA. AI feeds a comparator (Fig. 4.13) whose p-type mirror-loaded input drives a 
common-source amplifier. The amplified current-sense voltage vIA is compared to the 
reference VI.REF fed from the outside, and the comparator CMPI generates vI.SW to decide 
either to energize or de-energize the inductor. As CMPI should also be fast to track the fast 





Figure 4.13. Current-sense amplifier AI and the regulating comparator it drives. 
 
4.3.3. Nested Hysteretic Voltage Loop 
Since both voltage-loop comparators CMPV and CMPM produce hysteresis and sense vO, 
they share ICMR and bandwidth requirements, which is why their circuit topologies 
resemble. In particular, p-type input pairs feed a latching load whose positive feedback gain 
determines the circuit’s hysteresis (Fig. 4.14). A folding class-AB gain stage follows to 
produce the rail-to-rail (binary-like) signal that feeds the switch-control logic. CMPV and 
CMPM only differ in that the latter produces a wider hysteretic window so CMPM’s positive 
feedback gain exceeds CMPV’s. As a result, mirror ratios MCN3/MCN1 and MCN4/MCN2 are 
greater in CMPM at 2.1/1.2 µm/µm than in CMPV at 2.1/1.65 µm/µm, producing hysteretic 
windows of 100 and 50 mV, respectively. Incidentally, these two nested hysteretic 
windows must, by design, correlate so the layout implementations of MCN1 – MCN4 must 
match accordingly (i.e., be close and surrounded by dummy devices in a common-centroid 





Figure 4.14. Schematic for output-voltage and mode-controlling comparators CMPV and 
CMPM. 
 
4.3.4. Bias Circuit 
A PTAT (proportional to absolute temperature) current bias generator is used to generate 1 
µA and 10 µA’s bias currents to run the comparators and the amplifier. Fig. 4.15 shows the 
schematic of the current bias circuit, where a PTAT current is generated by the voltage 










BIAS =                                                           (4-6) 
N is the ratio of the size of two diodes, which is 8 in this design, and a 100 kΩ resistor is 
used to generate the seed current of 1 µA. A long-channel PMOS transistor MBPS feeds a 
small current to start up the circuit correctly for the case when the positive feedback loop 
























Figure 4.15. PTAT Current Bias Circuit. 
 
4.3.5. Startup 
When the system first starts, vO is zero so both voltage-loop and mode comparators CMPV 
and CMPM in Fig. 4.1 force their respective outputs vO.SW and vMODE to start at a low state, 
prompting the converter to enter HLM and to source power from the Li Ion. In this state, 
the circuit continually sources Li-Ion power so vO necessarily rises. Once vO surpasses 
CMPV’s upper threshold, the system downshifts to FC power. If the load exceeds this 
power, vO falls to CMPV’s lower threshold and ripples about VO.REF in steady state (in 
HLM). Otherwise, if the load is light, vO continues to rise with FC power to CMPM’s upper 
threshold, at which point the system enters LLM and allows CMPV to steer FC power away 
from vO until vO reaches steady state. Although starting a power supply with its maximum-
rated power is typically not advisable (because the sudden inrush of iL may damage the 
power stage), power levels in this design are always low so the devices were able to 





Figure 4.16. Startup waveforms. 
 
4.4 Performance and Limitations 
 
Fig. 4.17 shows the die photograph of the 0.5-µm CMOS (AMI) IC fabricated and its 
accompanying printed-circuit-board (PCB) prototype. The die occupied 1.0 mm × 0.5 mm 
of silicon area with the power devices using roughly 12%. To focus on proof of concept, 
the IC did not include short-circuit protection or battery-charging functions and two 






Figure 4.17. 0.5-µm CMOS IC die photograph and corresponding PCB. 
 
4.4.1. Current Regulation 
Fig. 4.18a-c shows that the converter switches at roughly 2.5 MHz (fI.SW) to regulate iL 
through all energy-flow paths. When drawing energy from the FC and directing it to vO, iL 
ripples at 1 ± 0.5 mA, and when channeling current into the Li Ion, iL ripples at 0.25 ± 0.75 
mA, off its 1 ± 0.5 mA target. The reason for the disparity is iL’s falling rate when 
connected to the Li Ion is faster at (VFC – VLI)/LE than its counterpart at (VFC – VO)/LE 
(when attached to the load) so the propagation delay across CMPI produces a larger 
hysteresis (and offset) for the faster rate. This is a drawback because the momentary 
negative current that results (which peaks at –0.5 mA) discharges the battery. When 
steering power from the Li Ion into vO, iL ripples at 2 ± 1 mA, which is slightly off its 2.5 ± 
1-mA mark because of, again, delay mismatches. Since fig. 4.19 demonstrates vO is stable, 
integrated substrate and signal-propagation noise through the IC and PCB probably 
accounts for the ringing in the Li Ion-load path’s iL in Fig. 4.18c. Fig. 4.18d further 
 
 
illustrates the converter in dual
load at 1 ± 0.5 mA to charging the battery at 0.25 ± 0.75 mA. (These waveforms were 
extracted from RS.FC and RS.LI
Figure 4.18. Measured inductor
and (c) Li Ion-load energy-
Li Ion paths in dual
 
4.4.2. Voltage Regulation
4.4.2.1. Steady State 
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The prototype regulates vO within ±25 mV of its target (1 V) with CMPV in both LLM 
when iO is 0.1 mA and HLM when iO steadies at 1 mA (Fig. 4.19, Table 4-2). Since 
CMPM’s vMODE determines the converter’s mode, a high state indicates the system is in 
LLM and a low state in HLM. In LLM, the light load discharges CO slowly so vO ripples at 
about 11 kHz. In HLM, the higher iO discharges CO faster so vO ripples at 50 kHz, well 
below fI.SW. 
Parameter Value 
Process AMI 0.5 µm CMOS 
Die Area 1.0 x 0.5 mm2 (342 transistors) 
Open-Circuit Fuel-Cell Voltage VFC 0.5 – 0.7 V 
Li-Ion Battery Voltage VLI 2.7 – 4.2 V 
iL’s Switching Frequency fI.SW 
+ 2.5 MHz (nominally) 
vO’s Switching Frequency fO.SW 
+ 11 kHz (LLM) , 50 kHz (HLM) 
Output Voltage vO (and ∆vO) 
+ 1 V ± 25 mV (±2.5 %) 
vO’s 0.1 → 1 mA Load-Dump Response 
+ –50 mV (20 µs) 
vO’s 1 → 0.1 mA Load-Dump Response 
+ +60 mV (30 µs) 
Supply Power 
PDD at 4 V 
AI 
* 3.5 mW 
CMPI 
* 242.8 µW 
CMPV & CMPM 
* 28.8 µW 
Current Bias * 133.1 µW 
Control Logic * 1.0 nW 
Gate Drive 1.1 mW 
Total + 5.0 mW 
                                                    + Measured    
* Simulated 
 





Figure 4.19. Measured output, mode, and path-control voltages in light- and heavy-load 
modes and across rising and falling loads. 
 
4.4.2.2. Load Dumps and Mode Transitions 
During a rising load dump, when iO suddenly increases from 0.1 to 1 mA, vO falls to 0.95 V 
(CMPM’s lower threshold), prompting the system to enter HLM and source Li-Ion power 
(Fig. 4.20). Similarly, in response to a falling load dump from 1 to 0.1 mA, the converter 
sources more power than needed and vO rises to 1.06 V, pushing the converter into LLM, 
where it draws FC power to both supply the load and charge the Li Ion. These single-cycle 
response times tLH and tHL (being only functions of iO, CO, and CMPM’s delay) are generally 
faster than those of PWM-based converters, which typically require several switching 
cycles to recover from severe load dumps [99]. CMPM’s asymmetrical delay, incidentally, 
 
 
accounts for the slight difference between CMP
threshold (1.05 V), which represents 1% of V
2.5% (±25 mV) of its target in steady state and within +6% and 
when subjected to load dumps. The results also show the prototype transitions between 
LLM and HLM automatically and seamlessly, indicating feedback control
stable. 
Figure 4.20. Measured close
 
4.4.3. Efficiency 
To understand and decouple the power losses in the system, 
supplied the controller (i.e., the IC) in these experiments. To this end, Fig. 4.
simulated input power that the battery and V
power PO and conduction losses P
shows simulation results because decoupling and measuring conduction losses are difficult 
in practice.) PDD, which represents quiescent and switching gate
111 
M’s measured (1.06 V) and expected upper 
O. Overall, the system reg
–5% (+60 and 
-ups of the output when subjected to (a) rising and (b) falling 
load dumps. 
a separate source (V
DD supply as PLI and PDD
C up to 10 mA, well above the target of 1 mA. (Fig. 4.
-drive losses, is constant 
ulates vO within 
–50 mV) 
 is reliable and 
 
DD) 
21 shows the 





across the entire range and dominant below 3 mA because quiescent power and iL’s 
switching frequency fI.SW are independent of iO (by design) and vO’s switching frequency in 
HLM is constant at 50 kHz. PC’s contribution and related voltage drops are negligible 
below 1 mA (because PC ∝ iO
2), which means conduction power is less important than 
quiescent and switching losses in the targeted load range. 
 
Figure 4.21. Simulated Li Ion-, supply-, output- and conduction-power levels across load. 
 
Fig. 4.22 shows the measured and simulated efficiency results of the converter in LLM 
(below 0.35 mA) and HLM (above 0.35 mA). While efficiency in LLM (ηLLM) is the ratio 


















= ,                                              (4-7) 
HLM efficiency ηHLM is the ratio of PO to the power the FC, the battery, and VDD deliver on 











= .                                (4-8) 
 
Figure 4.22. Simulated and measured efficiency performance across load. 
 
Experimentally, power losses balance at 4 mA (in HLM), where efficiency peaks at 32%, 
and as iO decreases to 0.35 mA, when the converter starts to recharge the battery, efficiency 
falls below 7%. Efficiency is relatively low because the effects of quiescent and switching 
losses (PDD) in this region are profound. The design also favored flexibility and testability 
over converter efficiency to validate functionality (as proof of concept), choosing to operate 
in CCM for the sake of the FC and sense iL with lossy sense resistors RS.FC and RS.LI (so 
PDD exceeds PFC). The efficiency simulated is generally higher than the one measured 
because the ringing currents observed in Fig. 4.18c dissipate additional power. 
While RS.FC and RS.LI increase power losses by about 0.5% in LLM and 3.6% in HLM, the 
impact of current-sense amplifier AI (which operates continuously) is worse at 3.5 mW (of 
the total 5 mW reported in Table 4.2). Replacing RS.FC and RS.LI with sample-and-hold 




need for AI, improving efficiency considerably, even if the sense FETs generate switching 
noise. Additionally, allowing LE to conduct discontinuously (in DCM) reduces switching 
losses [91] and the time that the current-sensing network is operational, which combined 
should advantageously offset the conduction losses a higher peak current (iL(PEAK)) would 
incur. Another benefit of DCM is that LE can be smaller, which is better for integration. 
Forcing DCM operation with multiple inputs and outputs is not straightforward, however, 
especially considering pseudo-DCM techniques are often inefficient [81] and FC peak 
power would have to increase. 
4.5 Summary 
 
The objective of the first IC prototype - the nested hysteretic dual-source charger-supply 
system – was to implement the single-inductor time-multiplexing control and verify the 
functionality of the control, which is to deliver a low, average load power from the energy 
source and a high, peak power from the power source while regulating the output and 
recharging the power source. The prototype built regulates its output to 1 V within ±25 mV 
with 150 µH, 100 nF, and 1 µF of off-chip inductance and output and fuel-cell capacitance 
and responds to rising and falling load dumps of 0.1 – 1 mA within 30 µs, without 
surpassing a +60/–50-mV window. This precise output voltage control and the tight current 
control were possible because of the nested hysteretic control, where the faster inner loop 
regulates the inductor current and the slower voltage loop manages the output voltage 
within the hysteresis window. Although the functionality of the control has been verified, 




switching losses and quiescent losses coming from the continuous-conduction-mode 
operations and series current sensing methods, respectively. Therefore, the objective of the 
next prototype is to overcome these deficiencies of the first prototype, in the direction that 
reduces or even eliminates the most dominant power losses by the improved control and 





Chapter 5. ESR-derived Nested-Hysteretic Dual-
source Charger-Supply System 
 
The fully-hysteretic charger-supply system introduced in the previous chapter was able to 
draw a low, average power from an energy-dense source and a high, peak power from a 
power-dense source, and to mix them to either supply a load at 1 V or to recharge the 
power-dense source with the remnant energy. One important limitation of this system is the 
low efficiency due to the fact that the converter operates in continuous conduction mode 
with a high switching frequency and it consumes too much quiescent power in sensing the 
inductor current. By operating the converter in discontinuous conduction mode and 
changing the current-control method can greatly save the power and boost the efficiency. In 
addition, the response time to load variations should be reasonably short so that the 
converter recovers its output quickly even with high peak-to-average loads. Considering all 
these, managing the inductor current by hysteretic-controlled, ESR-dominated output in 
discontinuous conduction mode is both an efficient and compact way of achieving these 
goals. 
5.1 Using ESR in Regulating Inductor Current 
 
The current-sensing method in the fully-hysteretic charger-supply system, which was to use 
a series sense resistor with an amplifier, claimed substantial power and therefore efficiency. 
The most common way to sense inductor current is to use a sense FET, which senses a 




conducting the inductor current. This method usually needs an additional resistor, a 
feedback loop and a comparator to convert the inductor current into a voltage and generate 
a control signal. However, considering the fact that the ESR in the output capacitor already 
has the inductor current information converted into a voltage, the hysteretic output-voltage 
control can be an easy and simple way of controlling the inductor current, not requiring any 
error amplifier or sense resistors and therefore greatly reducing the circuit complexity.  
In order to directly control the inductor current from the output voltage, there should be 
assumption that the converted inductor current dominates the variations in capacitor voltage. 
The output capacitor can be modeled as a series connection of a resistor and a capacitor. 
Through this output capacitor, only the ac portion of the inductor’s output current flows, 
while the dc portion flows into the load. Then the ESR and the capacitor portion of the 
output voltage become  













v == ∫ ,                                                   (5-2) 
where vESR and vC are the ESR and capacitor’s portion of the output voltage, ∆iO is the 
ripple of the load current, RESR is the ESR, CO is the output capacitor, and TSW is the 
switching frequency. Then, the condition for ESR-dominant inductor-current control 












To force this condition under parameter variations, an additional series resistor is often 
required. 
The idea to control inductor current from the output voltage’s ripple is the basis of all 
ripple-based switching regulators, which include hysteretic regulators and constant-on-time 
ripple regulators [100]. Other than the merit of reduced circuit complexity, the ripple-based 
switching regulators have in general fast response to transient perturbations, when 
compared to PWM-controlled switching regulators, because they do not require error 
amplifier and feedback compensation related to it. However, their switching frequencies 
usually show high dependency on the parameters such as output capacitor, propagation 
delay, and input / output voltages. In addition, due to the variations in parameters, their dc 
output regulation performances are sometimes lower than those of PWM counterparts. High 
susceptibility to noise and jitter is another shortcoming of the ripple-based converters, 
because the ESR can easily catch the ambient electromagnetic noise and directly affect the 
feedback node.  
5.2 Power Stage and Energy Flow 
   
The switched-inductor charger–supply in Fig. 5.1 is similar to the system introduced in the 
previous chapter in the sense that it draws power from both an energy-dense source vED and 
a power-dense rechargeable device vPD to supply a load. Also, when lightly loaded, the 
system recharges vPD with excess vED power. For this, the network connects inductor LO so 
it can energize from either vED or vPD and drain into either the load at vO or vPD. LO 




mode (DCM), draining LO fully before re-energizing it from another source (Fig. 5.2.) To 
list important differences from the previous fully-hysteretic charger-supply system, (1) this 
system operates in the discontinuous conduction mode, (2) the peak inductor current is 
controlled by a ESR-dominated hysteretic control, and (3) the switching frequency has been 
also reduced to less than 2% of the previous system to save switching power.  
 
Figure 5.1. Simplified dual-source hysteretic charger–supply system. 
 
Figure 5.2. Inductor current waveform in heavy loads. 
 
5.3 Switching Sequence 
 




The rising edge of an internal 40-kHz clock fCLK starts every switching cycle by drawing 
and delivering one energy packet EED from vED to vO. For this, switches SE and SE.E close to 
energize LO from vED across fixed energizing time τEN to peak LO's current at iL(PK).ED in Fig. 
5.3. SE and SE.E then open and SE.DE and SO close to drain LO into vO until CPIOZ in Fig. 5.4 
senses when SO's voltage nears zero, which corresponds to LO's current iL reaching zero. To 
save energy, CPIOZ operates only when needed, from vE.E's falling edge, after LO's τEN, until 
CPIOZ trips, whose output shuts both SE.DE and CPIOZ. 
 
Figure 5.3. Measured current and voltage waveforms when heavily loaded. 
 
5.3.2. Power-Dense Phase 
If EED does not raise vO above CPO's upper threshold (above VREF), CPO's output remains 
low. This commands the network to energize LO from vPD immediately after LO drains EED 











After this, SP.E opens and SP.DE closes to drain LO into vO until CPIOZ again senses that LO's 
current nears zero. This way, LO delivers vPD energy EPD to vO. 
 
Figure 5.4. Detailed dual-source hysteretic switched-inductor charger-supply system. 
 
If vO does not rise above CPO's higher threshold or again drops below CPO's lower 
threshold before fCLK rises again, LO energizes from vPD again and delivers another EPD to 
vO, as Fig. 5.5 shows when load current iO is 2 mA. The system then delivers consecutive 
packets until it satisfies the load. Once satisfied, vO does not droop below CPO's lower 
threshold and, as a result, the system idles until fCLK rises again to start another sequence. If 
the system cannot satisfy the load, to avoid conflicting commands, fCLK's high state keeps 
the system from initiating additional EPD packets. If this happens, the system is, in essence, 
sourcing as much power as it can. Note, however, the system waits for iL to be zero before 




5.3.3. Charge Mode 
When vED's energy packet EED exceeds the needs of the load, as in Fig. 5.5, vO rises and 
reaches CPO's higher threshold, which disconnects LO from vO by shutting SO. As a result, 
LO's remnant energy raises vSW.O until DP.CHG forward-biases and drains LO into vPD. The 
system continues to send packets of energy to vPD across cycles until iO discharges CO 
below CPO's lower threshold. At this point, CPO trips low to prompt the network to send 
another EED to vO. 
 
Figure 5.5. Measured current and voltage waveforms in charge mode. 
 
5.4 Feedback Control 
 
Every clock cycle prompts LO to draw an energy packet EED from vED (Fig. 5.6.) CPO 
determines where to drain LO (to vO if below CPO's lower threshold or to vPD otherwise) and 
iO = 0.5 mA 




whether or not LO should draw supplementary power from vPD (if vO remains low after EED). 
Comparator CPM determines which mode to engage: supply vO if vO falls below CPM's 
lower threshold or charge vPD if vO rises above CPM's upper threshold. Therefore, when vO 
falls below both lower thresholds, LO draws energy from vED and vPD to supply vO. When 
vO rises above CPO's upper threshold, LO stops drawing energy from vPD, and when above 
CPM's upper threshold, LO recharges vPD with part or all of EED. In other words, the system 
adjusts LO's connectivity to regulate vO. 
 
Figure 5.6. Simplified control circuit. 
Transfer inductor LO and output capacitor CO in dc–dc converters introduce two poles pL 
and pC to the feedback loop that regulates vO, and if LO disconnects from vO at any time, 
also a right-half-plane zero zRHP. Here, however, energizing and draining LO from and to 0 
A in discontinuous conduction ensures the average voltage across LO is zero across LO's 
conduction time, so LO's pL disappears [101]. Plus, fully draining LO into vO keeps feed-




how much current CO can shunt, RESR eventually cancels the effects of pC, which means 
RESR introduces a left-half-plane zero zLHP. This system is therefore widely stable, because 
the power stage includes no other low-frequency poles than pC and zLHP recovers phase. 
In this case, LO supplies EED from vED and supplementary energy EPD from vPD to vO 
when heavily loaded. Because LO draws the same energy EED from vED every switching 
cycle TSW, vED supplies a fixed amount of charge across TSW. This means vED supplies a 
"constant" current to vO, so neither vED nor its EED affect the feedback dynamics of the 
system. 
5.4.1. Heavy Loads  
In heavy mode, the system regulates vO by adjusting the number of EPD energy packets that 
LO draws from vPD. Several EPD's across TSW amount to a variable current source il whose 
peak il(pk) CPO controls. If the voltage across RESR overwhelms that of CO, vO rises with il 
after each EPD until il satisfies the current that produced ∆vO in the first place: ∆vO/RESR, so 
il rises until it peaks at vo/RESR or il(pk) in peak-current mode [102]. 
Since the current vO receives as io across TSW is the charge several EPD's supplied across 
conduction time tC over TSW, io is il(pk)tC/TSW. In other words, LO supplies io to CO and its 
RESR, load RO, and LO's equivalent output impedance in discontinuous-conduction mode 
ZLO [101], as Fig. 5.7a depicts. As the signal-flow graph of Fig. 5.7b further illustrates, 
RESR sets il(pk); tC determines io; RESR, RO, and CO establish pC; and RESR and CO introduce 
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.                                 (5-4) 
Here, tC is the conduction time across one energizing and de-energizing sequence of LO 
times the number of packets drawn, neither component of which introduces poles or zeros. 
ZLO represents how much LO's current iL changes in response to variations in vO when 
excluding the effects of the feedback loop, which reduces to 2LOTSW/(D'tC)
2, as [101] 




















(a)                                                  (b) 
Figure 5.7. Equivalent small-signal (a) circuit and (b) signal-flow graph. 
 
5.4.2. Light Loads 
When lightly loaded, CPO determines which output should receive vED's energy packet EED. 
As such, LO delivers EED to vO whenever vO falls below CPO's lower threshold and to vPD 
otherwise. In delivering one EED across TSW, LO supplies constant current. In other words, 
LO is a current source that CPO directs into either vO or vPD. This means, like before, that CO 
establishes the dominant low-frequency pole of the system and its RESR is a phase-saving 
zero. Note vPD is an unregulated low-impedance output that absorbs excess vED power. 




When iO changes so that vO goes out of the steady-state regulation range and reaches CPM’s 
thresholds, the converter changes its mode. For example, when the converter is in Light 
mode and the load power pO increases over PED, vO continues to decrease until it hits the 
CPM’s lower limit. Then with the next clock’s rising edge, the system enters Heavy mode, 
where the power source vPD starts to supply vO to bring it back to VREF. When the converter 
is in Heavy mode and pO suddenly decreases below PED, then vO starts to rise even without 
vPD and it does not trigger additional energizing event from vPD, and goes into Light mode 
where vO automatically settles in the regulation window defined by CPLT, sharing PED into 
vO and vPD. These mode transitions are synchronized with either the clock’s rising edge or 
iL’s zero current conditions to avoid overlaps in energizing sequences. 
5.5 IC Implementation 
 
5.5.1. Power Stage 
The proposed single-inductor charger-supply IC was designed in 0.18-µm BiCMOS 
process. Switch SPE and SPCHG were chosen to be PMOSs as they interface with the 
system’s highest voltage VPD (Fig. 5.1.) SED and SO are also PMOSs for lower losses with 
the higher gate drive voltages, and SO has a back-to-back diode to block any reverse current. 
SDE and SE are NMOSs as they connect to ground and are easier to drive with the system’s 
supply voltage – vPD. 
5.5.2. Output Hysteretic Comparator 
The hysteretic comparator CPO regulates vO by deciding where to put iL’s energy, either to 




by ESR-dominant output (Fig. 5.8.) vEN.LT, the enable signal of CPO, becomes high only for 
τD-shifted SED’s energizing duration, to save power. The first stage of CPO consists of a 
NMOS input pair with latched PMOS loads to generate hysteresis (±10 mV), the amount of 
which depends on the relative strength of the latched and diode-connected transistors on the 
first stage.  
 
Figure 5.8. Output Hysteretic Comparator CPO. 
 
5.5.3. Diode-emulating Circuits 
The comparators CPIOZ and CPIPZ block the negative iL by comparing both terminals of the 
switch SO and SPCHG. CPIOZ turns on with SO’s control signal, and at that moment, vIOZ is 
low because vSWO is higher than vO. As iL decreases below zero, vSWO goes below vO, 
flipping vIOZ to high. When vIOZ goes high, it turns off SO and disables its own comparator 
CPIOZ by SR latch and waits for the next energizing cycle. To avoid deglitch during turn-on 











Figure 5.9. Zero-Current-Detecting Comparator CPIOZ for the Output vO. 
 
Another comparator CPIPZ detects zero iL to vPD through the switch SPCHG (Fig. 5.10.) 
This has common-gate PMOS inputs with different dimensions to create an intentional 
offset and therefore be more effective in blocking faster negative iL. This comparator turns 
on with SPCHG’s control signal, and similarly turns off with its output vIPZ going high when 
vSWO falls below vPD as SPCHG starts to conduct negative iL. 
 
Figure 5.10. Zero-Current-Detecting Comparator CPIPZ for the Supply vPD. 
 




The mode comparator CPM shares the similar topology with CPLT, but it has 4x-sized 
latched transistors to create a wider hysteresis (±25 mV) than CPLT. In order to make sure 
CPLT and CPM’s hysteretic thresholds are well aligned, the latched transistors and diode-
connected loads should be physically close to each other and well matched on layout. CPM 
uses a smaller bias current (100 nA) than CPLT, because it should be always on to detect 
load dumps and respond to them at any time. The actual mode transitions, however, happen 
in synchronous with the clock or zero-iL signals so that they do not interfere with switch 
controls. 
5.5.5. Bandgap Reference Circuit  
The resistor-less bandgap core generates a PTAT2 current (10nA nominal) by biasing 
MP.RES in linear region [103]-[104] (Fig. 5.11.) The voltage difference in VGSs of sub-







BIAS = ,                                                                (5-5)  
where VT is thermal voltage, RDS.MPRES is on resistance of MP.RES, and N is the ratio of the 
input PMOS pairs MP.I1 and MP.I2 (4 in this design). Considering RDS.MPRES is inversely 
proportional to IBIAS, IBIAS becomes proportional to the square of the absolute temperature 
(PTAT2). Then the current is mirrored with multiplication factor (60) into two series diode-
connected NMOSs to generate a reference voltage VREF (1.02V from nominal simulations). 
Transistors MP.B and MN.B make sure that the bandgap core starts up in a desired state by 




and MP.I2. As the bandgap circuit settles in a desired state, the gate of MN.F goes up shorting 
CBS to ground. vBRDY signal, which goes high in about 1.4 ms after the start-up when the 
rising vPD charges up the capacitor CSS with the long-channel PMOS MP.S, indicates that the 
reference voltages and bias currents are now ready. 
 
Figure 5.11. Bandgap Reference Circuit. 
 
5.5.6. Clock and Pulse Generators 
The system clock fCLK is generated by a comparator-controlled oscillator, constantly 
charging up and down the capacitor CCLK with constant current sources to generate 40 kHz 
clock (Fig. 5.12.) The clock generator is enabled after the bias block is ready, turning on the 
current source IBR with vBRDY signal going high. When CPCLK’s output goes high for the 
first time, the output of SR latch vEN.PW goes to high to enable power stage, because now 
the clock is ready. The clock’s frequency is determined by the current sources, capacitance, 




The vED-energizing event always starts with the rising fCLK, triggering vEN to high to turn on 
SED and SE. At the same time, IB.ED starts to charge up CED, and when the capacitor voltage 
reaches the threshold of the following cascaded inverter, vRESET pulse goes to high to end 
the energizing time and turn off the switches. 
 
Figure 5.12. Clock Generator Circuit. 
 
Figure 5.13. Pulse Generator Circuit. 
 
5.5.7. Start Up.  
 
 
The system starts with the v
For sequential start-up or duty
switches except the bias block has its own enable signal. The bias block turns
automatically as vDD goes up, and the reference voltage and bias currents become ready 
before vBRDY signal goes high. Then the clock generator starts to charge up C
desired value, and when vCLK
power switches vEN.PW goes high to enable the power stage. As initially v
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Figure 5.14. System Start Up. 
 
5.6 Performance and Limitations 
 
The 840 × 840-µm2 0.18-µm CMOS die photographed in Fig. 5.15a and two-layer board in 
Fig. 5.15b implement the system. A 11×11×5-mm3 600-mAh zinc-air battery together with 
a 2×1×1-mm3 1-µF tantalum capacitor comprise the energy-dense source and a 8×8×12-
mm3 1-F supercapacitor charged to 1.8 V the power-dense counterpart. The power stage 
uses a 6×6×2-mm3 50-µH inductor with 4 Ω of ESR to supply power and a 7×4×1-mm3 10-
µF capacitor with 0.1 Ω of ESR to suppress ripples in the output vO. The clock frequency of 
the system is 40 kHz. 
            
(a)                                                   (b) 
Figure 5.15. Prototyped (a) 0.18-µm CMOS die and (b) printed circuit board. 
 
5.6.1. Regulation Performance  
In Fig. 5.3, when the load demands 2 mW, the converter delivers about1.5 mW from the 




energy packets EPD. LO's inductor current peaks at different points when delivering EPD 
because vO rises with EPD and CPIOZ's input-referred offset keeps LO from fully de-
energizing before the subsequent cycle. As a result, EPD1 differs slightly from EPD2. Still, vO 
ripples 15 mV about VREF, which is 0.80 V. In addition, when lightly loaded, as Fig. 5.5 
shows, the system delivers ten of eleven packets of energy to the supercapacitor and vO 
ripples roughly 5 mV about 0.823 V. 
The output includes perceptible noise with respect to its ripple mainly because the 
hysteretic window is small at 15 mV. With such tight hysteresis, noise in the board can 
easily couple into the output, which can not only trigger inadvertent transitions but also 
affect other components in the system like the reference and bias generator. With over 30 
mA of peak current, CO's RESR of 0.1 Ω and board resistances also contribute over 3 mV of 
noise into the 15-mV window. 
In response to the rising and falling 1–4-mA load dumps of Figs. 5.16 and 5.17, vO shifts 
12 mV or 1.5% between 0.803 and 0.815 V. Under hysteretic control, the converter 
responds within one clock cycle and adjusts the number of energy packets it delivers from 
vPD automatically according to the load. The steady-state shift in vO is load regulation, 





Figure 5.16. Rising 1–4-mA load-dump response. 
 
Figure 5.17. Falling 4–1-mA load-dump response. 
 
5.6.2. Power-Conversion Efficiency 
The system consumes conduction, gate-drive, and quiescent power. Power switches in the 




the load. Of those, as Table 5.1 shows, output switch SO consumes 280 µW. Parasitic gate 
capacitances also require 17.4 µW and bias and comparators in the system another 16.8 µW. 
Considering SO loses more than 50% of all the 514 µW lost, increasing SO.HV's width–
length ratio by5× would have saved, at the expense of increased silicon area, about 200 µW. 
Category Block Power Losses 
Conduction 
Power Switches 310µW (280µW in SO) 
LO's RL.ESR: 4Ω 170 µW 
CO's RESR: 0.1Ω 2.9µW 
Gate-Drive 
Power Switches 16µW 







CPO and CPM 3.0µW 
Total Losses  514 µW when PO is 2 mW 
 
Table 5-1. Simulated power losses in the system 
 








,                                                       (5-6) 
where PED and PPD refers to the power that vED and vPD supply, respectively. In this case, ηC 




remains above 65% across the0.5-to 8-mA load range. ηC does not rise above 73% because, 
as Table 5.1 shows, output switch SO and LO's RL.ESR consume substantial power. In fact, 
increasing SO's width–length ratio would raise ηC. Similarly, reducing RL.ESR would also 
raise ηC, but at the expense of volume because LO would have to be physically larger. In 
other words, larger systems outperform their miniaturized counterparts. 
 
Figure 5.18. Power-conversion efficiency across load-current IO. 
Generally, measurements were roughly 7% to 8% lower than simulations predicted. This 
discrepancy is more than likely the result of several factors. For one, basic CMOS models 
do not emulate well the parasitic series resistances and substrate currents that power 
transistors typically incorporate. Secondly, the printed circuit board introduces parasitic 
series resistances to ground, the output, and both zinc-air and supercapacitor supplies that, 
again, simulations do not account well. In this respect, a multi-layer board can expand the 
supply and ground planes and reduce their resistive effects. 
5.6.3. Tradeoffs 




one tradeoff in this system, as in other dc–dc converters, is efficiency for size. Another 
tradeoff is stability and response time for noise and power losses. This system is stable 
because vO rises when the system supplies more current in peak-current-mode fashion, 
which results because the voltage across CO's RESR overwhelms that of CO [102]. Plus, 
hysteretic converters [102][105] respond more quickly than pulse-width modulated supplies 
[106]. In other words, control and speed hinge on the presence of RESR. 
Unfortunately, peak inductor currents across RESR produce noise ripple in vO. RESR also 
dissipates Ohmic power, so RESR reduces efficiency. Plus, RESR limits the extent that CO 
rejects coupled noise in vO. At high frequency, for example, when loop gain is negligible, 
feedback is unable to counter the effects of noise coupled from the supplies and other 
circuits that vO powers. Considering all these effects, the optimal CO introduces no more 
RESR than necessary to guarantee stability. 
 [88] TCAS-II 09 [90] JSSC 09  [107] ISSCC 13  [108] ISSCC 11  [109] TCAS-II 12  This work 










80%  80%  83%  83%   60%  72%  
Peak Efficiency  83%  93%  83%  87%  81%  73%  
Output Voltage 2 ~ 12  1.25 1, 1.8, 3 1.5, 3, 5 2.5, 3.0  0.8 
Load Dump  20 mV  25 mV  –  –  50 mV  30 mV  
Output Capacitor  10 µF  33 µF  –  –  10 µF  1 µF  
Load Range 0 – 450 mW  0 – 125 mW  0 – 10 mW  0 – 10 mW  0 – 150 mW  0 – 8 mW  
Inductor 4.7 µH x 2  10 µH –  1000 µH 1 µH  50 µH 
Process 
Technology  
0.5 µm 0.25 µm 0.18 µm 0.25 µm 0.5 µm 0.18 µm 
Source required to 
sustain the 0.01 – 












310-mg Li Ion  
460-mg DMFC 
Or  
310-mg Li Ion  
490-mg DMFC 
Or  
430-mg Li Ion  
73-mg DMFC  
+ 27-mg Li 
Ion  




Response Time  
< 10 clock 
cycles*   






< 12.5 clock 
cycles  




1 MHz 660 kHz 10/20 kHz 100 kHz 500 kHz 40 kHz 
 
Table 5-2. Summary of the ESR-derived charger-supply system and comparison against the 
state of the art 
 
5.6.4. Performance Comparison 
Table 5-2 summarizes the performance of the prototyped single-inductor multiple-input 
multiple-output (SIMIMO) charger–supply and those of similar, though not exactly alike 
state-of-the-art systems. The driving advantage of the prototyped system over the state of 
the art is the feedback intelligence with which it determines when to derive power from a 
power-dense source and when to steer excess energy from an energy-dense source into the 
rechargeable power-dense battery. The ultimate benefit here is the space savings that results 
when supplying a system whose peak power is substantially above its average, which is 
typical in wireless microsensors. 
 





Fig. 5.19 shows a suggested sample load profile of a wireless microsensor to compare 
performance metrics with other works, and this has a similar energy profile given in [110]. 
In this load profile, the system mostly idles at 10 µW and peaks to 4 mW to dissipate 72 
µW on average. For this, first consider that the weight WFC of the direct-methanol fuel cell 
(DMFC) required to supply the power PIN(PK) that a converter with a power-conversion 
efficiency ηC(PK) demands when delivering peak output power PO(PK) depends on the fuel 













.                                                  (5-7) 
Similarly, the energy density EDLI of a lithium ion determines the weight WLI of the battery 
required to sustain the power PIN(AVG) that a converter with a power-conversion efficiency 



















.                                    (5-8) 
So, to sustain the aforementioned load, the MO buck–boost converter in [88] requires a 
480-mg direct-methanol fuel cell (DMFC) to supply the 4-mW peak load or a 330-mg 
lithium-ion battery to sustain 72 µW for one month. [90],[107-109] must similarly oversize 
the DMFC to 460 – 480 mg to supply the 4-mW peak or the lithium ion to 310 – 430 mg to 
sustain 72 µW for one month. Since the system presented here draws average power from 
the energy-dense source and burst power from the power-dense counterpart, WFC depends 












































.                                                   (5-11) 
As a result, the prototyped converter requires a 27-mg lithium ion to supply 4-mW peaks 
and a 73-mg DMFC to sustain 72 µW for one month. When combined, the proposed 
technology requires 99 mg, which is 68% less weight than what the lightest state-of-the-art 
counterpart requires. 
Other features here are the speed and ease of compensation that result from operating 
under nested hysteretic loops. For one, the feedback comparators CPO and CPM react to 
load dumps as soon as they detect changes in vO, so the system responds within one or two 
clock cycles, as opposed to the several clock cycles needed under pulse-width-modulation 
(PWM) schemes. And the system remains in regulation without the aid of off-chip 
compensation components as long as the voltage across the equivalent series resistance 
(ESR) of the output capacitor CO overwhelms that of CO. This means this solution can be 
both fast and compact, both of which are critical in micro-scale applications whose loads 






The hysteretic dual-source single-inductor 0.18-µm CMOS switching charger–supply 
supplies 0.5 – 8 mA and regulates the output to 0.8 V within 1.5% with peak and average 
efficiencies of 73% and 70%. When heavily loaded, the system draws constant power from 
an energy-dense source and supplementary peak power from a rechargeable power-dense 
battery. Otherwise, when lightly loaded, the system recharges the battery with excess power 
from the energy-dense source. This way, when loaded with a microsystem that idles at 10 
µW and peaks to 4 mW, the system requires sources that weigh 68% less than those of the 
state of the art. The dual-source system also responds to load dumps within one switching 
cycle by redirecting power from the energy-dense source and adjusting the number of 
energy packets the power-dense battery delivers. The charger–supply is fast and widely 
stable without off-chip compensation components because the voltage across CO's 
equivalent series resistance (ESR) dominates over that of CO. While higher ESRs reduce 
efficiency and raise noise, responding quickly to load dumps is imperative in miniaturized 
applications. Microsensors, to cite a driving example, which cannot afford large capacitors 
and inductors, suffer from vast load dumps when they wake and transmit data wirelessly. In 





Chapter 6. Low-ESR Variant of PWM-Hysteretic 
System 
 
The ESR-dominant PWM-hysteretic system introduced in the previous chapter showed an 
improved efficiency performance and a fast response time to load dumps, compared to the 
fully hysteretic charger supply system in Chapter 4. Although this ESR-dominant hysteretic 
control is simple and efficient in regulating the inductor current and the output voltage, it 
relies on the ESR of the output capacitor, and the magnitude of the ESR determines 
whether the system is stable or not, narrowing the converter’s application. The PWM 
control, which may require a longer response time than the fully-hysteretic counterpart, 
does not have such constraints on the ESR of the output capacitor and therefore can be 
more widely applicable. 
The low-ESR variant of PWM-hysteretic single-inductor charger-supply IC has a similar 
energy flow and power stages with the previous systems, as shown in Fig. 6.1. In the low-
power supplying path from vES to vO, the converter works as a non-inverting buck-boost 
converter by energizing LO with SE and SE.E closed, and de-energizing LO into vO with SE.DE 
and SO.LT closed. In the other low-power recharging path from vES to vPS, the energizing 
operation is exactly the same as vES-vO path, but in the de-energizing operation, SP.CHG is 
closed instead of SO.LT to deliver LO’s energy into vPS. In the higher-power supplying path, 
the converter works as a buck converter, with SP.E and SP.DE turning on and off alternately, 
and with SO.HV closed all the time to supply vO. The pairs of SE.DE/SP.DE and SO.LT/SO.HV are 




respectively, for higher efficiency. In addition, SO.LT and SP.CHG are comparator-controlled 
active switches to block negative currents more efficiently than actual diodes (Fig. 6.1.)  
 
Figure 6.1. Low-ESR Variant of PWM-Hysteretic System. 
 
The control of power switches are basically synchronized with the internal system clock 
fCLK, and LO is shared in discontinuous conduction mode, which can efficiently deliver the 
system’s load of up to 8mW (Fig. 6.1). fCLK and the pulse generation block generates 
constant on-time pulse VE.E to draw the constant power PES from vES.  The load power pO’s 
level with respect to PES determines the operational mode of this system. For example, if pO 
is lower than PES, then the converter operates in light-load mode (LLM), and otherwise it 




reference VREF by the mode comparator CPM, not by sensing and comparing the actual 
currents, to avoid complexity.  
6.1 Control and Stability 
 
6.1.1. Light-load Mode (LLM)   
Control: All power switches are controlled by their own SR latches, with SE and SE.E 
sharing the same latch (Fig. 6.2). The switch operations start with the rising edge of fCLK, 
by turning on SE and SE.E to energize LO from vES. After the pre-defined energizing time τEN, 
those two switches turns off by the output of the pulse generator (vPUL), and then the turn-
off pulse vEE.OFF turns on the de-energizing switch SE.DE and either of the two switches SO.LT 
or SP.CHG, depending on CPLT’s output vLT.O: if vLT.O is low, SO.LT is turned on (to supply 
vO), and otherwise SP.CHG is turned on (to recharge vPS). When iL starts decreasing through 
SO.LT, zero-current-detect comparator CPIOZ turns on, and when iL reaches zero, its output 
vIOZ goes high. Then SO.LT and SE.DE turns off, and all switches are kept open until the next 
rising fCLK comes. The other comparator CPIPZ similarly detects zero currents through the 
switch SP.CHG, when iL is being directed to vPS. Fig. 6.3a shows the measured waveforms of 
iL, vO, and vLT.O in light-load mode, showing that 1 out of 10 energy packets are delivered 
to vO, with 9 others going to vPS. Fig. 6.3b captures the multiple triggering moments 























































Figure 6.2. Light-Load Mode. 
 
As the inductor current stays at zero for a large portion of the switching period and 
comparators do not need to be on during the entire time, control power can be significantly 
saved by duty-cycling the comparators CPLT, CPIOZ, and CPIPZ. For example, CPLT only 
needs to be on at the end of energizing time, because that is when vLT.O is needed to decide 
where to direct LO’s energy. Therefore, the enable signal VEN.LT is derived from delaying 
vE.E signal by τDELAY, to cover the moment and the required setting time (Fig. 6.3b.) The 
zero-current detecting comparators CPIOZ and CPIPZ, however, need to stay on only during 
SO.LT or SP.CHG is on. Therefore, their enable signals vEN.IOZ and vEN.IPZ goes high with the 
de-energizing event starts, resetting comparators’ outputs to zero. When the comparators 




duties in that clock period. This duty-cycled operations result in the reduction of about 90% 








Figure 6.3. (a) Inductor Current, Output Voltage, Comparators’ Output Signals in Light-
Load Mode, and (b) Zoomed-in Inductor Current and Comparators’ Output’s Fast-
Acquisition Screen Capture 
 
Stability: The small-signal model for hysteretic-controlled light-load mode becomes the 
averaged inductor current flowing into the main output vO and the power source vPS, with 
the averaged connection duty cycle   defined by the averaged ratio of the number of 
cycles vO connects to LO over entire switching cycles (Fig. 6.4). As the inductor’s peak 
current is a pre-defined constant, the inductor becomes an averaged constant current source 
which does not have ac variations with respect to vO, and therefore it does not present any 
RHP zero. The transfer function from  to vO presents a single-pole response with CO, and 
the rest of the comparator’s describing function make sure that the closed-loop system 
shows sustained oscillation at the switching frequency, as in any hysteretic controlled DC-
DC converters [111]. The other output vPS is not a feedback-controlled output, absorbing 
any remnant energy after supplying vO.   
 





6.1.2. Heavy-load Mode (HLM)  
Control: The switch operations in heavy-load mode also start from energizing LO from vES 
by closing SE and SE.E for the same duration τEN, but then de-energize it only to vO by 
closing SE.DE and SO.HV, because now the load requires more than PES in this mode (Fig. 6.5.) 
After iL reaches zero (VIOZ goes high) and vO still needs more power, then the converter 
turns on SP.E with SO.HV kept on, and starts energizing from vPS as in a buck converter. And 
at the same time, the saw-tooth signal VSAW starts to ramp down (Fig 6.6.) During this vPS-
energizing, iL keeps increasing until the PWM comparator CPHV’s output goes high. 
However, to limit the iL’s peak value, the pulse generator throws a separate reset pulse to 
Driver SP.E, for the case when vO needs too much power so that iL increases by too much. If 
either of these signals go high, SP.E turns off and SP.DE turns on to deliver LO’s energy to the 
load (vO). When iL reaches zero, VIOZ turns off SP.DE and then the rest of the switches are 
kept off until the next clock comes. The control can be made to allow more than one 
energizing instance per clock from vPS to reduce vO’s ripple, but the number is limited to 
one for this IC for simplicity. As the zero-current detection comparator CPIOZ are needed 
during de-energizing events in both vES’ and vPS’ periods, its enable signal vEN.IOZ goes high 
with either of the switch-turn-off signals: vEE.OFF or vPE.OFF., and comes back to low when 





Figure 6.5. Heavy-Load Mode. 
 
The pulse generator makes two different pulse signals for (1) setting vES-energizing time 
τE.E and for (2) limiting vPS-energizing time to τP.EMAX, respectively (Fig. 6.5.) This block 
starts counting the time with either of the starting pulses of VES-energizing or VPS-
energizing, and then generates a time-shifted pulse to finish the VES-energizing, or to finish 
the vPS-energizing if PWM control output vHV.O has not already ended it. τE.E and τP.EMAX 
are pre-defined so that the former is at the energizing time for optimum PES, and the latter is 
to make sure that iL’s peak current is well-limited so that there’s no overlap between the 
adjacent clock cycles. vE.E selects which delay to be generated (τE.E or τP.EMAX.) 
 
 
Figure 6.6. Simulated Inductor Current, Saw Tooth, PWM Comparator’s Output, gate signal 
of SP.E
 
Stability: The small-signal model for heavy
light-load mode, vO’s small
inductor’s peak current iL(PK).PS
amplifier GHV’s output vgo 

























, and Output Voltage in Heavy-Load Mode. 
-load mode is shown in Fig. 6.7. Unlike in 
-signal variation does propagate through LO
 propagates the small-signal perturbation from the error 
(Fig. 6.8.) Therefore, the open-loop gain can be expressed from 



















































where RGO is the output impedance of GHV, ZLO is the output impedance of LO when 







V2T ), and other variables defined in Fig. 6.7 and 6.8. The 
Bode plot of AHV was drawn (Fig. 6.9) with the actual components’ values used in the 
circuit, showing the stable response with the low-frequency gain of 43dB and phase margin 
of about 90 degrees.  
 
Figure 6.7. Small-signal Model in Heavy-Load Mode. 
 







The converter’s mode is determined by the load power p
converter operates in light
directly sensing pO, the converter senses v
goes out of the steady-state regulation range and reach the wider hysteretic limits of CP
changes its mode, because it indirectly shows that power delivered to the load is a lot 
bigger (in heavy to light transitions) or smaller (in light to heavy transitions) from what the 
load actually needs. For example, when the converter is in light
over PES (Fig. 6.10a), vO 
defined by CPM. Then the output of CP
clock, the system enters to heavy
own power to load (Fig. 6.10a). With the higher total input power, v
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Figure 6.10. (a) Light to Heavy Mode Transition and (b) Heavy to Light Mode Transition. 
 
When the converter is in heavy-load mode and pO suddenly decreases below PES, then vO 
starts to rise even without vPS and the control does not initiate vPS-energizing event (Fig. 
6.10b). vO keeps increasing over the steady-state regulation window, because now the load 
level is even lower than PES. Then vO automatically settles in the regulation window defined 
by the hysteretic comparator CPLT, sharing PES into vO and vPS. These mode transitions are 
synchronized with either the clock’s rising edge or iL’s zero current condition, to start a new 
switch energizing sequence with no overlaps. 
6.2 IC Implementation 
 
The proposed single-inductor charger-supply IC was designed in 0.18µm TI LBC8 process. 
Each power switch was sized to balance the conduction and gate-drive energy losses to 
minimize total switch losses, with 1.8V VPS driving the switches. Switch SP.E and SP.CHG 
were chosen to be PMOSs as they interface with the highest voltage VPS. SE and SO.HV are 
also PMOSs for lower losses with the higher gate drive voltages, and SO.HV has a back-to-
back diode to block any reverse current. SO.LT, however, was chosen to be NMOS, because 
of lower power level and therefore less benefits from using two large PMOS switches.  
6.2.1. Mode Comparators. 
The light-load-mode comparator (CPLT) regulates vO in light-load mode by deciding where 
to put iL’s energy, either to vO or VPS, according to vO’s level (Fig. 6.11.) The first stage 
consists of a NMOS input pair with a latched PMOS load for generating hysteresis (±10 




connected transistors. CPLT is on only during the time-shifted VES-energizing duration in 
light-load mode, because the decision about where to direct iL’s energy is only required at 
the end of energizing time. The mode comparator (CPM) shares the similar topology with 
CPLT, but it has differently-sized latched and diode-connected transistors for wider 
hysteresis (±25 mV), as shown in Fig. 6.11 (values in parenthesis are for CPM.) In addition, 
CPM is always on with a smaller tail current (100 nA) than CPLT.  
 
Figure 6.11. Output comparator CPLT and Mode comparator CPM. 
 
6.2.2. Voltage-PWM Converter and Transconductor. 
To regulate vO at a varying load in heavy-load mode, power from vPS, which translates into 
the vPS-energizing time, should be adaptively changing, unlike the constant power PES from 
vES. For that purpose, a voltage-mode PWM control is used to determine vPS-energizing 
time in heavy-load mode (Fig. 6.12.) After the vES-energizing and de-energizing events end 
with iL reaching zero, then the vPS-energizing switch SP.E is turned on (with SO.HV already 
on), and at the same time a 100nA current source IB is enabled to start to discharge CSAW to 




transconductor GHV’s output vGO by a certain threshold, the output vHV.O of CPHV goes high 
to end and set the vPS-energizing time. This signal also resets CSAW to zero and disables IB, 
waiting for the next clock. Then the de-energizing switch SP.DE turns on and starts de-
energizing iL to vO, eventually reaching zero and generating another pulse in vIOZ and vSAW. 
For simplicity, however, the number of vPS-energizing events per one clock period is 






Figure 6.12. Voltage-PWM Converter. 
 
The feedback transconductor GHV has a transconductance of 2.5 µS so that the total low-
frequency loop gain in heavy-load mode is as high as 43 dB. GHV has a high-gain folded 
cascode structure (Fig. 6.13), and putting a dominant pole at the output and inserting a zero 
to cancel the second pole at vO stabilizes the system, as shown in II. B. The saw comparator 
CPHV shares the similar design with the hysteretic mode comparator CPM to prevent a too-





Figure 6.13. Feedback Transconductor GHV. 
 
6.3 Performance and Limitations 
 
This prototype shares the same die and board with the ESR-derived nested hysteretic 
charger-supply system, as shown in Fig. 5.15. As the energy source, a 675-size Energizer 
Zinc Air battery is used, to provide the rated capacity of 600 mAh with 2 mA drain current 
[112]. The zinc-air battery starts up on its own when the air-blocking tape is removed, 
generating about 1.1-1.4 V from a single cell. In order to absorb ripples from discontinuous 
conduction operations, 1 µF tantalum capacitor is connected in parallel with the energy 
source [113]. To supply a higher load power beyond the zinc air battery’s, a 30mF super 
capacitor is used, which has a much smaller capacity (10 µAh), but can provide much 
higher power in a short duration [114]. The super capacitor, which also supplies the 
system’s control power, is pre-charged to 1.8 V outside the IC. A 50 µH off-chip inductor 




8mA load in 100 kHz, discontinuous conduction mode operations (the measured VREF was 
about 20% lower than the simulated value – 1.02 V.) 
6.3.1. Regulation Performance. 
Light-load Mode: During the light-load mode, the output voltage stays within the regulation 
window (±10 mV) of CPLT, as shown in Fig. 6.3a. The inductor draws a constant power of 
about 1.5 mW from the zinc air battery, and delivers part of it to the load, and the rest of it 
to the super capacitor. When the load changes within the range of light-load mode (from 
100 µA to 200 µA), vO remains within the regulation window, showing about 0.2% DC 
variation in vO (Fig. 6.14). 
 
(a)                                                       (b) 
Figure 6.14. Load regulation performance within Light-Load Mode in (a) rising and (b) 





Heavy-load Mode: In heavy-load mode, the energy source first engages to supply its 
entire power to load, and then the power source engages using the rest of the period to 
supply an additional power, as shown in Fig. 6.6. In measurements, the energy packet from 
vPS was established at a much higher value than simulation, which was enough to satisfy vO 
for several consecutive cycles, and therefore led to pulse-skipping operations from vPS (Fig. 
6.15) Therefore, the voltage ripple in vO during heavy-load mode was higher at about ±25 
mV than that of light-load mode. However, the converter showed only about 2.5% (20 mV) 








Figure 6.15. Load regulation performance within Heavy-Load Mode in (a) rising and (b) 
falling load dumps. 
Mode Transitions: Fig. 6.10a shows the mode transition from light-load mode to heavy-
load mode, when the load changes from 0.1 mA to 8 mA and back to 0.1 mA. During the 
first cycle in heavy-load mode, because vO is low, vPS starts to engage and vO comes back 
near to the reference value. When the load decreases back to 0.1 mA in heavy-load mode, 
vO starts to increase and vPS-energizing event is not triggered because the output of CPHV is 
high all the time (Fig. 6.10b.) Then vO settles within the regulation window of light-load 
mode with the power from the energy source only. This method reduces the system’s 
complexity by not directly sensing the load, but the response time can be longer (about 200 
µs in both transitions), being a function of output capacitor, load current, and the mode 






In Light mode, as the input power P
to vPD becomes 
where PED is vED’s input power, P
vO, and PO.PD is the power delivered back to v






















6.16. Efficiency of the converter across iO. 
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VDD is vPD’s control power, PO is the output power to 
PD. In Heavy Mode, as vPD
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where PPD is vPD’s input power. Fig. 6.16 shows the measured and simulated converter’s 
efficiencies across 0.1 ~ 8 mA’s loads, peaking at 83% at 4 mA’s load. The efficiency dip 
around 1 mA’s load is due to high gate-drive losses, being optimized at higher current 
levels. The converter consumed 19.3 µW and 56.4 µW’s control power in Light and Heavy 
modes, with more gate-drive powers needed to drive larger switches in Heavy Mode. 
 
























Efficiency at 0.1 mW 80% 83% 83% 4% 72% 70% 
Peak Efficiency 93% 83% 87% 32% 73% 83% 
Output Voltage 1.25 1, 1.8, 3 1.5, 3, 5 1.0 0.8 0.8 
Load Dump 25 mV – – 60 mV 30 mV 40 mV 
Output Capacitor 33 µF – – 0.1 µF 1 µF 1 µF 
Load Range 0 – 125 mW 0 – 10 mW 0 – 10 mW 0 – 1 mW 0 – 8 mW 0 – 8 mW 
Inductor 10 µH – 1000 µH 150 µH 50 µH 50 µH 
Process 0.25 µm 0.18 µm 0.25 µm 0.5 µm 0.18 µm 0.18 µm 
Sources required to 
sustain the 0.01 – 4 
mW’s load for 1 















+ 63-mg Li Ion 
Tot.: 1.37 g 
72.5-mg 
DMFC 
+ 27.4-mg Li 
Ion 
Tot.: 99.9 mg 
74.5-mg 
DMFC 
+ 24.1-mg Li 
Ion 
Tot.: 98.6 mg 
 
Table 6-1. Performance Summary of the Low-ESR Variant of PWM-Hysteretic System and 
comparison against the first prototype, the ESR-derived charger-supply system, and the 
state of the art 
 
6.3.3. Performance Comparison 
The main idea of this converter is to draw low, average power from an energy-dense source 
and engage a power-dense device only for higher power so that it can avoid the situations 




requirements in high peak-to-average loads. Although the state-of-the-art converters in 
[90],[107]-[108] have good efficiency performances, they cannot avoid oversizing either 
the energy-dense source or power-dense source to meet peak power or lifetime demands, 
because they lack the load-dependent source-selection controls. For example, [90] needs 
430-mgs of DMFC to be able to supply the peak load at 4 mW, or 326-mgs of Li Ion to 
support 72 µW’s average load for one month, and the converters in [107]‒[108] requires 
similar amount of sources (Table I.) On the other hand, the converter in [115], which is the 
first prototype discussed in Chapter 4, was able to selectively draw low power from the 
energy-dense source and high power from the power-dense counterpart. Yet it required 
total of 1.37g of sources to sustain the same load due to low efficiency performance, not 
being able to fully exploit the benefits of the control. The low-ESR variant of PWM-
Hysteretic converter, however, requires only 74.5 mgs of DMFC to sustain the load for one 
month and 24.1 mgs of Li Ion to supply the peak load, the total of which is less than 31% of 
that required in the converters in [90],[107]-[108]. This number is still lower than that of 
the hysteretic converter in [116], because the peak efficiency of [116] is lower due to higher 
switching losses in hysteretic-controlled heavy loads.  
6.4 Summary 
 
The low-ESR PWM-Hysteretic system replaces the hysteretic output control in Heavy 
mode with PWM output control, to make the control less dependent on the parameter of the 
output capacitor and therefore more efficient in wider application areas. This IC similarly 




output power adaptively to loads, either by re-directing the excess power to the power 
source at light load, or by increasing power from the power source to supply heavier loads. 
This converter uses a single, 50µH off-chip inductor in three different power paths by 
sharing it at different times, achieving the maximum efficiency of 83%, which is more 
efficient than the ESR-derived nested hysteretic charger-supply system. This difference 
comes from the fact that the number of switching events to deliver the same load is reduced 
to one in this IC, while the ESR-derived charger-supply system had to energize three to 
four times to deliver the same load because the peak current is the function of the ESR of 
the output capacitor. This benefit leads to the reduction in the sources to sustain the 
suggested load profile, requiring only 23% of the sources that the state-of-the-art converters 
need, which is also 1.3%’s reduction from what the ESR-derived system requires. However, 
the transient response of this PWM-Hysteretic system is still slower than that of the ESR-
derived charger-supply system, which can respond to load dumps within one or two 





Chapter 7. Final Summary and Conclusions 
 
7.1 Research Objective 
 
Micro-scale electronic systems have a vast application area emerging in military, utility, 
biomedical, and environmental monitoring fields where they can greatly enhance human’s 
ability to gather information with lower cost and better security. Of all the technological 
challenges that such systems encounter, one of the most demanding issue is the severely 
limited space that ultimately constrains the operational lifetime and the functionality. 
Taking into account the fact that there is no perfect single energy source that promises both 
high energy and power density at the same time as given by the Ragone plots, using a 
hybrid mixture of one energy-dense source and the other power-dense source can provide 
the smallest optimum solution given the specific targets in the operational lifetime and the 
maximum power of a micro-scale electronic system. The power supply circuit interfacing 
with the hybrid sources should be able to condition power and energy from them to supply 
the output and redirect the unused energy back to a power cache efficiently, without 
burdening the system’s area. Although the state-of-the-art converters addressed the issues 
regarding sharing one inductor in multiple power paths and selecting the active input from 
its availability, the idea to select the input sources with respect to the loads and mix the 
power efficiently to supply the load is largely absent in literature, which is why this 






The first prototype, the single-inductor fully-hysteretic charger-supply system, was 
designed and fabricated in the 0.5-µm CMOS technology, to prove the functionality that it 
can draw a low, average load power from an energy source and a higher, peak load power 
from a power source, while supplying a time-varying load of 0.1 – 1 mA. This converter 
demonstrated an intelligent, load-dependent, and dynamically adaptive feedback control 
which automatically selects the optimum source from a hybrid combination of an energy-
dense source and a power dense source based on the load’s needs. However, the converter 
consumed too much switching powers and control powers while operating in continuous 
conduction mode with a high switching frequency of 2.5 MHz. In addition, although the 
current-sensing method that directly senses the inductor current with a series resistor was 
effective in controlling the average inductor current, it consumed too much power in the 
fast amplifier, limiting the measured efficiency of the converter at 32% across the load 
range and 4% at 0.1 mW. To supply the example load profile in Fig. 5.19 for one month, 
this converter required 1.3-g DMFC with 63-mg Li Ion, 1.37 g in total, which is given by 
(7-1.) This number exceeds those required by the state-of-the-art converters in [90],[107]-
[108] (from 314 mg to 482 mg) by far, because this converter was not able to benefit from 
the load-dependent source-selecting control mainly due to low efficiencies (Table 7-1.) 































Efficiency at 0.1 mW 83% 4% 72% 70% 
Peak Efficiency 87% 32% 73% 83% 
Output Voltage 1.5, 3, 5 1.0 0.8 0.8 
Load Dump – 60 mV 30 mV 40 mV 
Output Capacitor – 0.1 µF 1 µF 1 µF 
Load Range 0 – 10 mW 0 – 1 mW 0 – 8 mW 0 – 8 mW 
Inductor 1000 µH 150 µH 50 µH 50 µH 
Process 0.25 µm 0.5 µm 0.18 µm 0.18 µm 
Sources required to 
sustain the 0.01 – 4 
mW’s load for 1 
month (72 µW Ave.) 
460-mg DMFC 
Or 
314-mg Li Ion 
1.3-g DMFC 
+ 63-mg Li Ion 
Tot.: 1.37 g 
72.5-mg DMFC 
+ 27.4-mg Li Ion 
Tot.: 99.9 mg 
74.5-mg DMFC 
+ 24.1-mg Li Ion 
Tot.: 98.6 mg 
 
Table 7-1. Performance Summary of the tested prototype ICs. 
 
The next step in this research was therefore to investigate the origin and the 
characteristic of each power loss in a general inductor-based switching converter, and to 
apply the information in building an improved control to achieve a better performance – 
efficiency. For that purpose, all important power losses are first characterized and grouped 
together with respect to their relations with the important parameters – the switching 
frequency and the load current. It was shown from the analyses that in micro-power regions 
where the frequency-dependent switching losses dominate the load-dependent conduction 
losses, operating the converter in discontinuous conduction mode with a lower switching 
frequency can greatly reduce the overall power losses. In addition, the conduction losses 
and the gate-drive losses of an integrated power transistor, being the two most important 
loss contributors in general switching converters, can be optimized by selecting the size of 




it while the latter is proportional to it. Then, the question becomes how the process 
technology and parameters affect these individual losses and efficiency, because optimizing 
the process parameters can overcome the efficiency limit, which cannot be achieved just by 
the proper design of the power switches. 
The various process parameters such as the maximum voltage, the threshold voltage, the 
oxide capacitance, the thickness of the oxide, and the transconductances individually affect 
the power losses. However, as all these process parameters are strong functions of the 
minimum channel length, all important power losses can be characterized with respect to 
this most important process parameter – the minimum channel length. Under the 
assumptions that the power switches are optimally designed to balance the conduction and 
gate-drive losses, and the leakage losses are not pronounced compared to the switch-related 
losses, the sum of the conduction and drive losses become proportional to LMIN
1.5, meaning 
that the efficiency can be always higher in shorter channel-length technologies. The 
discussion goes further to the point that using series power switches to overcome the lower 
voltage ratings with the shorter channel length can be more efficient than using a single 
switch with a longer channel, because the quadratic fall in drive power resulting from a 
lower gate-drive voltage more than offsets the linear rise in conduction power. 
The next prototype designed with 0.18-µm CMOS technology applied the findings from 
the power loss and efficiency analyses to address the performance issue raised in the first 
prototype. This new converter operates in discontinuous conduction mode with a lot lower 




power has been eliminated. Instead, the peak current from the energy source is set by the 
fixed energizing time, and the peak current from the power source is indirectly set from 
either by ESR-dominant hysteretic control, or PWM control. Therefore, the new converter 
had two different variations in terms of control, the ESR-dominant hysteretic variant and 
the low-ESR variant of PWM-hysteretic system. 
The former system is a single-inductor fully-hysteretic converter, which effectively 
regulates the inductor’s peak current by controlling the ESR-dominated output voltage with 
the hysteretic control in discontinuous conduction mode. One important merit of this 
hysteretic control over the PWM-based control is the fast response time to load variations 
within a clock cycle. As this method does not require an error amplifier and resulting 
compensation networks, the circuit complexity is greatly reduced, as long as the output 
voltage is dominated by the ESR portion of the output capacitor as explained in Chapter 5.  
This hysteretic dual-source single-inductor supplies 0.5 – 8 mA and regulates the output 
to 0.8 V within 1.5%’s ripple, with peak efficiency of 73%. With 72%’s efficiency at 0.1 
mW’s load and 73%’s peak efficiency, this converter requires 72.5-mg DMFC along with 
27.4-mg Li Ion, in total 99.9 mgs, to supply the example load. Although this converter 
shows lower efficiencies when compared to the state-of-the-art converters in [90][107]-
[108], this converter needs less than only 31.8% of the sources that they require, because it 
can selectively draw a low power from the energy source and engage the power source only 




power or the power source for the lifetime. Another benefit of this hysteretic converter is 
the fast response time, which can respond to load dumps within one switching cycle.  
One weakness of this system, however, is that the stability and control heavily relies on 
the ESR of the output capacitor, which may limit the application of this technology. From 
the control’s perspective, the high ESR directly limits the peak current from the power 
source, which will also limit the size of the individual energy packet. Then the system 
needs to draw multiple numbers of energy packets from the power source to supply a heavy 
load, which will increase switching power losses and make the system less efficient. For 
example, this converter, with 0.1 Ω’s ESR, required two to three energy packets per one 
clock period in Heavy mode, resulting in increased switching losses. Therefore, this shows 
the inevitable trade-off between the stability and performance in ESR-dominant hysteretic 
converters.  
The latter system, low-ESR variant of PWM-hysteretic system, overcomes the 
constraints on the ESR of the output capacitor by using the PWM voltage control in 
discontinuous conduction mode. The converter still draws a constant power from the 
energy source with the fixed peak current, but it draws a variable energy packet with the 
PWM voltage controller to supply a higher load. This converter reached the efficiency of 
70-83% in delivering 0.1 to 8mW loads from dual sources, showing a steady-state ripple of 
25 mV and 20 mV’s voltage regulation under the load transients of 4 to 8 mA. With these 
numbers, this converter can support the same example load for one month with 74.5-mg 




from the ESR-dominant hysteretic-mode converter, because the PWM control allowed only 
one energy packet from the power source per one switching period, and therefore had lower 
switching losses than the ESR-dominant hysteretic converter. By using the efficient load-
dependent source-selecting control, this converter can supply the same load in Fig. 5.19 
with only 31.4% of the sources that the state-of-the-art converters require.  
7.3 Contributions 
 
7.3.1. Main Contribution  
The main contribution of this research is an area- and energy-efficient power-mixing 
technique for mixed sources, which will reduce the required sources’ volume and 
eventually extend the operational lifetime of self-powered miniature systems. This 
technique shows significant reduction in sources’ volume especially when the load has a 
high peak-to-average power ratio, which is frequently seen in many electronic systems.  
The reduction ratio becomes higher for mixed sources with complementary energy and 
power characteristics: the farther they are placed in the Ragone plot, the higher reduction 
ratio this technology can achieve. 
The original motivation of this research was to optimize the volume of a micro-scale 
electronic system which is powered by micro sources, and therefore the direct methanol 
fuel cell was introduced as the energy source, because it is suitable for portable power 
applications (Table 7.2.) However, other fuel cell technologies with higher power outputs 
can also benefit from this research. For example, Proton exchange membrane (PEM) fuel 
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Table 7-2. State-of-the-art Fuel Cell Technologies and Applications 
 
kW’s output power. The electric motor in an electric vehicle shows a time-varying load 
profile, as the engine accelerates and brakes in real-time road conditions. The required 
torque of the motor, which is proportional to the current through it, also changes fluctuates 
with roads, requiring wide range of currents from the energy source. If the vehicle relies 
only on a PEM fuel cell, then the fuel cell should be oversized so that it can also sustain the 
peak power and torque of the motor, as shown in Fig. 7.1a. And the huge volume and high 
price of the PEM fuel cell has been the serious bottle neck in commercializing fuel cell 




is adopted to supply high powers, then the required sources’ volume to sustain the same 
load will be reduced by much, as shown in Fig. 7.1b. The control ability to directly draw 
low loads from the PEM FC can increase the overall fuel efficiency, because it removes the 
efficiency penalty in recharging the super capacitor from the PEM FC.   
 
Figure 7.1. Expected Contribution of this Technology in Hybrid Electric Vehicles 
 
This technique can contribute to volume reductions in energy-harvesting applications as 
well. As the Ragone plot in Fig. 1.6 indicates, the harvesting sources have virtually 
unlimited energy densities, provided that the source of excitation is there. Although these 
sources are relatively free from the concerns about the operational lifetime, their power 
densities are generally less than those of fuel cells and batteries. For example, an indoor 
light can source less than 10 µW per 1 cm2, and therefore needs to be oversized to 400 cm2 
to successfully supply the peak load of 4 mW. However, if this technology is applied to 
utilize the Li Ion battery for the power source, then only 10 mg’s Li Ion battery will suffice 
to the same peak load, as shown in Fig. 7.2. The thermal harvesting sources and 




lie very close to the y axis of the Ragone plot – the energy axis - and have complementary 
energy / power characteristics to power-dense sources. 
 
Figure 7.2. Expected Contribution of this Technology in Indoor Light Harvesting 
Applications 
 
7.3.2. Other Contributions 
7.3.2.1. Nested-Hysteretic Voltage Control  
A nested-hysteretic voltage control by using two hysteretic comparators with different 
regulation windows is proposed in this research to implement the power-mixing technique. 
This technique provides a very compact solution in regulating a voltage output, because it 
only needs two hysteretic comparators with different hysteretic windows. In addition, this 
does not need an external compensation network. Therefore, this technique can be very 
useful in applications with severe volume constraints, such as biomedical implants, where 
additional external component significantly burdens the compactness of the whole system. 
This technique also shows a fast one-cycle recovery from using hysteretic controls, which 
make it more suitable for biomedical implants, where they consume a dynamic, fast power 




7.3.2.2. Automatic Mode-Transition Control  
This technique senses the output voltage with a hysteretic comparator to change energy 
flows so that the converter supplies just enough power to a time-varying load. Instead of 
directly sensing the load for mode transitions, the converter waits until the integrated effect 
of the load changes appear on the output voltage, and then automatically changes its mode. 
As the converter does not change its mode with respect to rapid changes in the load itself, it 
can avoid false transitions for load transients, which can be safely taken care by the output 
capacitor, without having to switch between the two modes consuming unnecessary power. 
Therefore, this technique can be beneficial for electronic systems where the loads are fast 
and unpredictable. For example, the motion sensors which detect random vibrations from 
the environment, can stay in a low-power mode even with a few sporadic vibrations, while 
changing into a high-power mode only when the high vibrations start to appear 
continuously. 
7.3.2.3. Analyses on Power-Loss Mechanisms in a Switching DC-DC Converter 
The detailed exposition of various power loss mechanisms in a switching DC-DC buck 
converter with respect to the switching frequency and the load current will be another 
contribution of this research, because this can provide a starting point in the analytic studies 
in any high-efficiency switching converter designs. The loss analyses cover most of the 
important power loss mechanisms that affect the overall efficiency of general switching 
DC-DC converters, including the conduction losses, the gate-drive losses, the IV-overlap 
losses, the dead-time conduction losses, the shoot-through losses, and the control quiescent 




which is detailed in this research, will be useful in designing power switches and gate 
drivers, control blocks, and in deciding the switching frequency to achieve high efficiency 
in the interested load range. Switching converters in micro-watt regions can benefit more 
from this analysis, because that is where the control and switching powers become a bigger 
portion of the entire losses and therefore should be balanced with the conduction losses.  
7.3.2.4. Analyses on how the Selection of Process Technology Affects Efficiency 
Selection of a process technology impacts all the important power loss mechanisms in 
switching DC-DC converters, and sometimes limits the maximum achievable efficiency. 
Therefore, knowing how the process affects the converter’s individual losses and 
efficiencies in the early period of design is important, because it will save a lot of design 
time by not having to go back and change the process technology in the later stage so that 
the design can achieve a higher efficiency. The result of the analyses implies that a finer 
channel-length technology can achieve a higher efficiency, as long as the other parameters 
are optimized and the leakage portion of losses is not dominating. The analyses further 
suggest using series stacked power switches to overcome the low voltage ratings of a finer 
process technology for high efficiencies. These results can contribute to the design of fully-
integrated switching DC-DC converters with digital cores, where all digital blocks and 
power converters share the same die and technology. This integration effort has been made 
especially in the design of power management units for application processors for smart 
phones and tablet PCs, where the finest process technology is used to build power 




No. Major Contribution 
0 An area- and energy-efficient power-mixing technique for hybrid sources. 
 Related Contributions 
1 
A nested-hysteretic voltage control by using two hysteretic comparators with 
different regulation windows. 
2 
A load-dependent, automatic mode-transition control between light- and heavy-
mode operations. 
3 
A detailed exposition of various power-loss mechanisms in a switching DC-DC 
buck converter and their relations with the switching frequency and the load 
current in both CCM and DCM. 
4 
A detailed exposition of how the selection of process technology affects the 
various power-loss mechanisms and the efficiency in a switching DC-DC 
converter. 
  
Table 7-3. Contributions of the research. 
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7.4 Technological Limitations 
 
7.4.1. Performance 
One of the most important performance metrics is the efficiency, because this directly 
affects the operational life and functionality. And the efficiency performance is basically 
limited by the selection of the silicon process technology, as discussed in the chapter 3. For 
example, an inductor-based switching DC-DC converter from 1 V’s input to 0.5 V’s output 
supplying 30 µA – 8 mA’s loads, showed that it can achieve a higher maximum efficiency 
as the channel length of the technology decreases, as shown in Fig. 2.13. In other words, 
the charger-supply ICs that have been designed in the 0.18-µm technology could have 
actually resulted in a higher efficiency if designed in a finer technology, as long as the 
breakdown voltage have been properly addressed in the design. The breakdown voltages of 
the silicon technologies tend to decrease as the minimum channel length becomes shorter, 
as shown in Table 2-1. To overcome this, stacking power transistors in series can be a good 
solution, as the linear increase in the conduction losses can be compensated by the 




dedicated gate-drive circuits do not nullify the benefits. However, the leakage losses, which 
become worse in finer technologies but were not dominant in 0.18 µm technology, will 
ultimately limit the minimum channel length that can be used in the design. 
There is also an inherent trade-off which limits the maximum efficiency in designing an 
integrated power switch in every dc-dc switching converters: the conduction losses and the 
drive losses. As the former is inversely proportional to the width of the power switch while 
the latter being proportional to the same width, the sum of two losses should have a 
minimum achievable value that are fixed by process parameters regardless of the design. 
This limitation comes from the basic operation of every switching converter: the converter 
should periodically make a low-resistive power path to flow the inductor’s current by 
turning power switches on, which inevitably requires energy every time it switches, unlike 
linear regulators. One way to reduce the on resistance of power switches without increasing 
the size is to always use NMOS transistors, because they have lower resistance due to high 










= ,                                               (7-2) 
where µn is electron’s mobility, COX is the unit oxide capacitance, W and L are the width 
and length of the power switch, VGS is the gate-to-source voltage, and VT is the threshold 
voltage. In this converter, the PMOS switches SPE in particular, can be converted into 
NMOS transistors and be driven by the bootstrap gate-drive circuits shown in Fig. 7.3, 




boot-strap capacitor CBST is always connected to the switching node. The positive terminal 
of CBST, however, is connected to VPD when the switching node is at ground (i.e., when SDE 
is conducting in the de-energizing event), and when SPE is about to turn on, it connects to 
vGD to provide the sufficient gate-drive voltage of VPD when SPE is on. This technique can 
reduce the on resistance of the switch SPE to about 1/3, without increasing the size of the 
power switch and therefore the related switching losses.  
 
Figure 7.3. Boot-strap Gate-Drive Circuit for the NMOS switch SPE. 
 
From the control’s perspective, there is another inherent trade-off in a switching 
converter’s performance: a switching frequency and a ripple. As the individual switching 
operations require a fixed amount of energy, reducing the average number of switching 
events will result in the reduction of the switching losses. However, as the amount of 
energy should increase to deliver the same amount of power with a slower latency, the 
ripple in the output, which translates into the accuracy of the converter, will inevitably 




maximum amount of energy delivery per a switching event that meets the output-ripple 
requirement, which will reduce the switching frequency down just to be enough to deliver 
the load demand. For the ESR-dominated hysteretic converter, the ripple may not increase 
as the function of the switching frequency, because the ripple is tightly regulated by 
hysteretic control. Instead, a higher ESR means a lower peak current and therefore a 
smaller energy packet, increasing the number of switching events and degrading the 
efficiency. 
7.4.2. Functionality 
The main functionality of this technology is to supply a low, average load from an energy-
dense source and recharge a power cache with remnant energy, and mix power from both 
the energy-dense source and the power cache to supply a high, peak load. The main output 
voltage is tightly regulated by either hysteretic or PWM control, as explained in the 
previous chapters. The second output – the power-dense device – is not being regulated and 
operates as a low-impedance power sink for remnant inductor’s energy after satisfying a 
low load. However, as the second output needs to supply the system’s internal rail being the 
highest with the nominal value of 1.8 V, it needs to be controlled within a range where the 
control circuits do not fail due to either under voltage or over voltage conditions. One 
simple solution is to monitor the voltage of the power cache by a hysteretic comparator. 





This question is also valid at the start-up conditions. Unlike the energy-dense sources, 
the power caches are more likely to carry much less energy on them before the system is up 
and running, and therefore cannot provide an enough output voltage to power the system 
during the startup. For example, the super capacitors will always start from zero when the 
system is starting. Therefore, the system should have a functionality that it can use the 
energy-dense source as its internal supply and charge the power cache until it is ready to 
power the system at its optimum condition. Fig. 7.4 shows such implementation of the 
supply-voltage selector. For example, when the power source’s voltage vPD is low during 
the start-up or due to the excessive discharge, then the comparator’s output goes to low and 
connects the energy source’s voltage vED to the system supply voltage vDD. When vPD is 
recharged from the energy source and becomes ready, then the comparator’s output goes to 
high and vPD connects to vDD again to function as a system’s supply. As the higher vDD 
means less resistance in power switches, the use of vED as a system’s supply should be 





Figure 7.4. Supply-voltage selector between the energy source and power source. 
 
In this research, however, the more important question to focus was how to mix energy 
from the dual sources, supply the output, and charge the power cache in steady-state 
conditions. Therefore, the power source has been pre-charged to 1.8 V using an external 
circuit, assuming that it has a valid voltage at start-up. In a complete hybrid-supply system, 
however, the functionality that the energy source replaces the power cache’s role and 
provides the control power should be addressed.  
Another functional limitation comes from the fact that this converter continuously draws 
power from the energy source all the time, even when the load at vO or the power source 
does not need additional power. The current control scheme for the Light mode is that 
whenever the load at vO is satisfied, the control redirects all the inductor’s remnant energy 
to the power source to recharge it. And this becomes problem when the power source is 
already fully charged and should not accept more energy.  
In this case, there are two general ways of approaching this problem. First one is to keep 
drawing a constant power all the time, and discard it when not needed. This can be easily 
done by adding a free-wheeling switch in parallel with the inductor and burning the 
remnant energy by shorting the inductor. The problem of this approach is that when the 
load is kept light for a long period of time, then the converter will drain the energy 
continuously for nothing. Second one is to shut down the energy source when not needed, 
and to turn on only when the system needs the power. The problem of this approach is that 




minutes and even hours. Considering all these, the ideal approach would be a mixture of 
these two solutions, based on the estimated load profiles in a long-time period: activating 
the energy source when the load is active, but shutting it down when a long inactive period 
is expected. 
7.5 Future Research Directions 
 
7.5.1. Adding an Optimum-Power-Tracking Loop for the Energy Source 
One of the important assumptions of this technology is that the system draws a constant, 
optimum power from the energy-dense source continuously. This optimum power point has 
to be at the most efficient point or the maximum power point from the energy source, 
because it will ultimately extend the system’s operational lifetime (Fig. 7.5.) In this 
technology, it was assumed that the optimum point of the energy source is pre-determined 
by its voltage-current characteristic and it is not changing with time, and the converter is 
conditioning the source at the desired power point by periodically drawing a constant-peak 
energy pulse. However, in many cases, the optimum power point does change with time, 
temperature, state-of-charge, etc. Therefore, designing a dedicated control loop to track the 
optimum operation point of the energy source would be an important research path, because 
it will result in better utilization of the given energy.  
Fig. 7.6 shows a conceptual control to condition the output voltage of the energy source 
to the desired optimum voltage that the energy source requires. The current from the energy 
source can be effectively controlled by adjusting the energizing time τEN and therefore the 




When the output voltage of the energy source is higher than the optimum value, the control 
should increase the energizing time from the energy source, which will bring the voltage 
down near to the target value, and vice versa. Regulating the output power at its optimum 
point will impact the overall efficiency in power generation from the energy source, and 
investigating the power converter’s role in improving the overall efficiency will be a good 
research direction from this work.  
 





Figure 7.6. Dedicated Control Loop to Condition the Energy Source 
 
7.5.2. Adding a protection / regulation control for the power source 
The power source vPD in this research is a low-impedance output which absorbs the 
remnant energy from the energy source, and it is neither protected nor regulated. However, 
maintaining the power source’s voltage within the minimum and the maximum allowed 
value is important, because it powers the system’s control and should not be overcharged or 
undercharged. The protection circuit against overcharging events is needed both for the 
power source itself and for the control circuits with the maximum rated voltage. In such 
situations, the control needs to decide whether to burn the inductor’s energy in the inductor, 




For this purpose, a hysteretic comparator to sense vPD can be added, and when its output 
goes high, the control needs to decide either (a) to stop drawing additional power from the 
energy source, or (b) to start burning the inductor’s energy by the free-wheeling switch SFW. 
The selection of the method (a) is based on the assumption that the light-load condition 
should last long so that turning off the energy source should be more efficient even after 
considering the long time constants of the energy source. The selection of the method (b) 
should be taken when the load can come back anytime so the converter cannot wait for the 
long restart of the energy source. The overall efficiency of each method and the 
























(a) Stop Energizing from vED  




7.5.3. Low-Voltage Self-Start from an Energy-Harvesting Source 
The energy harvesting source is the best candidate for the energy-dense source, because it 
has virtually unlimited energy density, provided that the source of excitation is always on. 
Considering the intermittent nature of a general harvesting source, having multiple input 
harvesting sources will enhance the reliability. In such systems, the initial startup from zero 
energy is not a trivial issue, because some harvesting inputs generate only a fraction of a 
threshold voltage of an enhancement–mode transistor, unlike in fuel cells or batteries. To 
overcome this, a low-voltage charger consisting of depletion-mode devices can be used to 
initially charge up the power source. After the power source is fully charged and it is ready 
to supply the system’s control, then the low-voltage charger can turn off and the system can 
start its normal operations. When the system loses the power source’s voltage due to 
excessive load dumps to the level where it cannot supply the control block, then the low-
voltage charger turns on again to bring vPD back. Designing the low-voltage charger with 
proper on/off controls for the initial start up and recovery operations can be one research 
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